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Behavioral type inference for compositional system design
Jean-Pierre Talpin, David Berner, Sandeep Shukla∗, Paul Le Guernic, Abdoulaye Gamatié,
Rajesh Gupta†
Thème 1 — Réseaux et systèmes
Projet Espresso
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Abstract: The design productivity gap has been recognized by the semiconductor industry as one of
the major threats to the continued growth of system-on-chips and embedded systems. Ad-hoc system-level
design methodologies, that lifts modeling to higher levels of abstraction, and the concept of intellectual
property (IP), that promotes reuse of existing components, are essential steps to manage design complexity.
However, the issue of compositional correctness arises with these steps. Given components from different
manufacturers, designed with heterogeneous models, at different levels of abstraction, assembling them in
a correct-by-construction manner is a difficult challenge. We address this challenge by proposing a process
algebraic model to support system design with a formal model of computation and serve as a behavioral
type system to capture the behavior of system components at the interface level. The proposed algebra is
conceptually minimal, equipped with a formal semantics defined in a synchronous model of computation, and
supports a scalable notion and a flexible degree of abstraction. We demonstrate its benefits by considering
the type-based synthesis of latency-insensitive protocols. We show that the synthesis of component wrappers
can be optimized by the behavioral information carried by interface type descriptions and yield minimized
stalls and maximized throughput.
Key-words: polychronous model of computation, component-based engineering, embedded system design,
SystemC
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Inférence de types pour la conception de systèmes enfouis
Résumé : L’ingnierie d’applications embarques en avionique passe par plusieurs tapes de conception allant
du prototypage sur station de travail, la ralisation de simulateurs puis le dploiement de composants logiciels
sur des architectures embarques. La plate-forme Polychrony permet d’aider la conception d’application
dans ce flot de conception en permettant la capture en amont de modlisation de haut niveau (par exemple
en Java temps rel) et leur spcialisation, c’est--dire la production, correcte par construction, d’excutifs temps
rel, en utilisant les techniques formelles mises en œuvre dans la plate-forme Polychrony.
Mots-clé : modèle de calcul polychrone, conception par composants, conception de systèmes enfouis,
SystemC
1 Introduction
The design productivity gap has been recognized by the semiconductor industry as one of the major threats
to the continued growth of complex system-chips and their applications. System level design methodology
that moves from RTL-based design entry into design methods at higher-level of abstraction is essential to
manage design complexity. A number of advances in high-level modeling and validation have been proposed
over the past decade in an attempt to improve the level of abstraction in system design, most of these enable
greater reuse of existing intellectual property (IP) blocks.
Design correctness is an important part of this move. Given the complexity of system-level designs, it
is important that the composition of system-level IP blocks be guaranteed correct. However, a posteriori
validation of component compositions is a difficult problem. Techniques are needed that ensure design
correctness as a part of the design process itself. To address this issue, methodological precepts have been
developed that separately focus on design reuse and correctness by construction.
Both reuse and elevation of abstraction at design entry critically depend on guaranteed design correctness.
To enable design reuse and raise the level of design entry there is industry momentum towards standardization
efforts such as the Virtual Socket Interface Alliance (VSIA) and Accellera. These efforts target standards in
specification of the interfaces, test data and properties that should be verified in design of components for
system-chips.
At the same time with the advent of high-level design specification languages from SystemC, SpecC to
Superlog, a promise is held out for a successful move towards designing at the system level through adoption
of a dominant high-level specification language standard. While useful, standardization alone - whether of
design specification languages or of design properties - will not solve the fundamental problem of design
correctness. Techniques are needed to ensure correctness through the composition process itself.
To improve the state of the art in component composition from existing IP libraries, we specifically seek
to address the following issue: given a high level architectural description (e.g., a virtual architecture ) and
a library of implemented components, how can one automate the selection of implementation of virtual
components from the library, and automatically ensure composability of data and behavior?
Our approach is based on a high-level modeling and specification methodology that ensures compositional
correctness through a type theory capturing behavioral aspects of component interfaces. The proposed sys-
tem builds upon previous work on scalable design exploration using refinement/abstraction-based design
methodologies [26], implemented in the Polychrony workbench [27], and on a layered Component Compo-
sition Environment, Balboa [11], which allows specification of SystemC components with mixed levels of
structural and behavioral details and high degree of concurrency and timing requirements.
Our behavioral type system consists of a minimalist formalism, called the iSTS (implicit synchronous
transition systems), that is akin to Pnueli’s synchronous transition systems (STS, [23]) and Dijkstra’s guarded
commands [9]. The iSTS is used as a type system to describe the behavior of system components and allow
for global model transformations to be performed on the system based on behavioral type information. It
is equipped with a formal semantics defined in a multi-clocked synchronous model of computation [16] and
implemented by the Polychrony workbench [27].
1.1 Roadmap
We put principles of type theory to work for the definition of a behavioral type inference system targetting the
high-level design language standard SystemC. Starting with an informal introduction to our behavioral type
inference technique, we give a detailed and informal exposition of the model of computation and of the nota-
tion it relies on, Sections 2 and 3. This exposition yields a behavioral type system that is both conceptually
minimal and equipped with a formal semantics defined in a synchronous model of computation [16].
After an introduction to the core of SystemC under consideration, Section 4, we present our behavioral
type inference method, Section 4.2. Being defined for a static single-assignment (SSA) intermediate represen-
tation of programs, the proposed inference technique is generic and language-independent. It is generalized
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to the structuring elements of the SystemC class system, Section 13. This extension yields the formulation of
a SystemC design methodology that reduces compositional design correctness verification to the validation
of synthesized proof obligations.
Applications of the technique to the compositional assembly of System modules and classes, and to
the verification of design correctness properties are outlined, Section 4.4. Its implementation using the
Polychrony workbench is described, Section 4.9.
1.2 Rationale
To allow for an easier grasp on the proposed behavioral type inference technique, we outline the analysis of
a small fragment of a SystemC program, Figure 1, the construction of its dynamic behavioral type, Figure 2,
and the inference of its static abstraction, Figure 3. Then we elaborate the notion of proof obligations
synthesis by giving a brief outline of the design correctness issues which can be modeled and checked in the
framework of our type system.
Figure 1, left, considers a simple C code fragment. It consists of the iterative program that counts the
number of bits set to one in a data. While the processed input variable idata is not equal to zero, the program
adds the right-most bit of the input data and adds it to the output count variable ocount and then shifts
the input variable right in order to process the next bit.
In the static single-assignment representation (SSA) of this program, right, every variable, idata or ocount
is read and written only once per iteration. Label L2 corresponds to the entry point of the SSA block that
corresponds to the while loop. The first instruction consists of loading the input variable idata into the
register T1 and the second of storing the result of its comparison with 0 in the register T0. If T0 is false then
control is passed to the next block L3. If it is true then the execution of the block is continued. It proceeds
by loading the current value of the variable ocount into T2 and the last bit of T1 into T3 before assigning
their sum to ocount and the right-shift of T1 to idata. It terminates with an unconditional branch back to
label L2.
(C source) (SSA code)
while (idata != 0)
{
ocount = ocount
+ (idata & 1);
idata = idata >> 1;
}
L2:T1 = idata;
T0 = T1 != 0;
if T0 then goto L3;
T2 = ocount;
T3 = T1 & 1;
ocount = T2 + T3;
idata = T1 >> 1;
goto L2;
Figure 1: Translation of a source program into static single assignment form
Although particularly verbose, the SSA intermediate representation of an imperative program can present
an otherwise arbitrarily obfuscating C program in a form that can be easily manipulated by an automatic
program analyzer. Let us zoom on the block L2 in the example of Figure 2, left.
The behavioral type of the block L2 consists of the simultaneous composition of the logical proposition on
the right. Each proposition is associated to one SSA instruction. It specifies the invariants of this instruction.
In particular, it tells when it is executed, what it computes and when it passes control to the next statement
or branches to another block.
In the first line, for instance, we associate the instruction T1 = idata of block label L2 to the proposition
xL2 ⇒ T1 = idata. In this proposition, the new variable xL2 is a boolean that is true iff the label L2 is being
executed. So, the proposition says that, if the label L2 is being executed, then T1 is always equal to idata.
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If not, then another proposition may hold. In our case, all subsequent propositions are conditioned by xL2
meaning that they hold when L2 is being executed.
The extent of a proposition is for the duration of a reaction. A reaction can be an arbitrarily long period
of time provided that it is finite and that every variable or register changes its value at most once during that
period. For instance, consider the instruction if T0 then L3. It is likely that label L3 will, just as L2, perform
some operation on the input idata. Therefore, its execution is delayed until after the current reaction. We
refer to x′L3 as the next value of the state variable xL3, to indicate that it will be active during the next
reaction. Hence, the proposition xL2 ⇒ T0⇒ x′L3 says that control will be passed to L3 at the next reaction
when control is presently at L2 and when T0 is true. The instructions that follow this test are conditioned
by the negative ¬T0, this means: ”in the block L2 and not in its branch to L3”.
(SSA code) (behavioral type)
L2:T1 = idata;
T0 = T1 != 0;
if T0 then goto L3;
T2 = ocount;
T3 = T1 & 1;
ocount = T2 + T3;
idata = T1 >> 1;
goto L2;
xL2⇒T1 :=idata
T0 :=(T1 6= 0)
T0 ⇒x′L3
¬T0⇒T2 := ocount
T3 := T1&1
ocount′ := T2 + T3
idata′ := T1 >> 1
x′L2
Figure 2: Behavioral type of the SSA program
We have seen that every instruction of the SSA program can be associated to a proposition that accu-
rately renders its control and data flow behaviors. This representation provides a both formal and expressive
way to model, analyze, optimize and verify the behavior of ordinary SystemC programs. To ease both opti-
mization and verification of such programs based on that representation, we abstract it over its control flow,
characterized by boolean relations between clocks, and its data flow, characterized by scheduling relations
between signals.
Let us first define this terminology. A clock x̂ is associated to a signal x. The signal x corresponds to
the flow of the successive values of a variable, sampled by the discrete periods of time that we call reactions.
The clock of x̂ denotes that set of periods or instants.
Figure 3, all operations on integers and bits reported in the behavioral type on the left have been
abstracted by boolean relations between clocks, middle, and by scheduling relations, right. We show, Sec-
tion 3.4, that this is in fact sufficient information to reconstruct the entire control and data flow graphs
of the program. All the abstracted information essentially consists of computations which can be used to
decorate these graphs and regenerate the original program.
For instance, the instruction T0 = (T1! = 0) is abstracted by the type xL2 ⇒ T̂1 = T̂0 . It means:
”when the block L2 is executed, T0 is present iff T1 is present”. The scheduling constraint xL2 ⇒ T0→ xL3
additionally says that ”x′L3 cannot happen before T0 at L2”. Indeed, one first needs to examine the status
of T0 before branching to L3.
The type associated with the block L2 uses the clocks denoted by the booleans xL2, T0 and ¬T0. Each
clock denotes a branch in the control-flow graph of the block L2. The other clocks, e.g. T̂1, denote the
presence of data. They are partially related to the ”label” clocks xL2, T0 and ¬T0.
Section 3.4 describes how the control and data flow graphs of block L2 can be entirely regenerated or
transformed starting from this type information. Section 4.4 develops the use of the dynamic or static
information provided by the behavioral type inference system to perform design correctness checks.
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(dynamic type) (static type) (scheduling)
xL2⇒T1 = idata
T0 = (T1 6= 0)
T0 ⇒x′L3
¬T0⇒T2 = ocount
T3 = T1&1
ocount′ = T2 + T3
idata′ = T1 >> 1
x′L2
xL2⇒T̂1 = ˆidata
T̂0 = T̂1
T0 ⇒x′L3
¬T0⇒T̂2 = ˆocount
T̂3 = T̂1
ˆocount = T̂2 ∧ T̂3
ˆidata = T1
x′L2
T1←idata
T1→T0
T0→x′L3
T2←ocount
T1→T3
T2→ocount’←T3
T1→idata’
T0→x′L2
Figure 3: Static abstraction of the behavioral type
The most salient feature of the behavioral type system is yet the capability to reduce compositional design
correctness verification to the validation of synthesized proof obligations. It is presented in the context of
the inference system proposed for the SystemC module system, Section 4.3.
As an example, consider a class whose virtual fields are two clocks x and y, and a procedure f . It defines
an interface, named m0, and will be used to type another class. Next, assume an explicit behavioral type
declaration #TYPE(f, Q) which associates the procedure f with a description of its behavior: the proposition
Q. Its aim is to associate the virtual class field f , a method, to the denotation of all possible implementations
satisfying an expected functionality.
classm0 {
virtual sc clockx;
virtual sc clocky;
virtual void f() {} #TYPE(f, Q)
};
Next, we associate the interface m0 with the class parameter m1 of a template class m2. The interface m0
now gives a behavioral type to the method f in the class parameter m1 expected by the module m2. Indeed,
the template class m2 uses the class parameter m1, that implements m0, to launch a thread m1.f sensitive
to x. The behavioral type Q, which gives an assumption on the behavior of m1.f , is required to provide a
guarantee on the behavior of the module m2, produced by the template class.
template 〈classm1〉#TYPE(m1, m0)
SC MODULE(m2) {SC CTOR(m2) {
SC THREAD(m1.f) sensitive x
}
};
Let m3 be a candidate parameter for the template class m2. It structurally implements the interface m0,
because it provides the clocks x and y and defines the method f by the program pgm. Using the type
inference technique previously outlined, the program pgm is associated with a proposition P , that describes
its behavioral type, and the class m3 be decorated with the corresponding type declaration #TYPE(f, P ).
classm3 {
sc clockx; sc clock y;
void f() { pgm} #TYPE(f, P )
};
Finally, let m4 be the class defined by the instantiation of the template m2 with the actual parameter m3.
To check the compatibility of the actual parameter m3 with the formal parameter m0, we need to establish
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the containment of the behaviors denoted by the proposition P , the behavioral type of the actual parameter,
in the denotation of the proposition Q, the type abstraction declared in m0.
m2〈m3〉m4 is type-safe iff |= P ⇒ Q
This amounts to check that the proposition P implies Q. The validation of this proof obligation can either
be implemented using model checking (if P and Q are dynamic interfaces) or using SAT checking, if Q is a
static interface, by calculating the static abstraction P̂ of P and by verifying that P̂ implies Q.
2 A polychronous model of computation
To ground a formal modeling and design methodology for architecture design using SystemC on solid bases,
we consider a mathematical framework that establishes a continuum from synchrony to asynchrony, a multi-
clocked synchronous model: the polychronous model of computation [16]. Polychrony allows to capture
design, transformation, verification issues within the same model and hence independently of spatial and
temporal considerations implied by a local synchronous viewpoint and/or a global asynchronous viewpoint.
The definition of uniform methodologies for the formal design of GALS architectures has been the subject
of recent and detailed studies in [16] and [26]. In the present article, we cast polychrony in the context of
a behavioral type system to explore abstraction and refinement relations between system-level models in a
way geared towards the aim of compositional system design.
The polychronous model of computation, proposed in [16], consists of a unique domain of traces, that
does not differentiate synchrony from asynchrony, and semi-lattice structures, that render synchrony and
asynchrony using specific timing equivalence relations.
2.1 Domain of polychrony
We consider a partially-ordered set (T ,≤, 0) of tags. A tag t ∈ T denotes a symbolic instant or a period in
time. We note C ∈ C a chain of T . Events, signals, behaviors, and processes are defined starting from tags
as follows:
Definition 1 (polychrony)
- An event e ∈ E = T × V is the pair of a value and a tag.
- A signal s ∈ S = C → V is a function from a chain of tags to values.
- A behavior b ∈ B is a function from names x ∈ X to signals s ∈ S.
- A process p ∈ P is a set of behaviors that have the same domain.
Notations In the remainder, we write:
- tags(s) for the tags of a signal s
- tags(b) = ∪x∈vars(b)tags(b(x)) for the tags of a behavior b
- b|X for the projection of a behavior b on X ⊂ X
- b/X = b|vars(b)\X for its complementary
- vars(b) and vars(p) for the domains of b and p
The synchronous composition p |q of two processes p and q is defined by the union of all behaviors b
(from p) and c (from q) that are synchronous: all signals along the interface I = vars(p)∩ vars(q) between p
and q carry the same values at the same time tags.
p |q = {b ∪ c | (b, c) ∈ p× q, I = vars(p) ∩ vars(q), b|I = c|I }
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Figure 4 depicts a behavior b in the polychronous domain P . Tags t1 and t2 (top and middle green signals)
are equal, meaning that the events they time are synchronous. Tag t1 precedes t3, written t1 < t3, to
mean the scheduling relation that causally relates them in time. The blue signal at the bottom has no tag
comparable to either of the other green ones, e.g. t4 6≶ t5. It denotes a signal belonging to a different clock
domain.
t1 = t2
{
t1<t3
︷ ︸︸ ︷
t t t
t t t t t
t t t
}
t4 6≶ t5
Figure 4: A behavior in the polychronous model of computation
2.2 Scheduling structure of polychrony
To render the scheduling relations between events occurring at the same time tag t, we refine the domain of
polychrony with a scheduling relation, noted tx → t′y, to mean that the event along the signal named y at t
′
may not happen before x at t.
The domain of dates D = T ×X of a given behavior b is subject to a pre-order relation →b that denotes
scheduling and contains causality <. When no ambiguity is possible on the identity of b in a scheduling
constraint x→b y, we write it x→ y.
∀b ∈ B, ∀x ∈ vars(b), ∀t, t′ ∈ tags(b(x)),
t < t′ ⇒ tx →
b t′x ∧ tx →
b t′x ⇒ ¬(t
′ < t)
Figure 5 depicts three scheduling relations superimposed to the signals x and y, Figure 4. The scheduling
relation tx → ty denotes the observation that the event occurring along x at t precedes the event along y.
x tt t t
↓ ↓ ↓
y tt t t t t
Figure 5: Scheduling relations between simultaneous events
The pair tx of a time tag t and of a signal name x renders the very date d of an event along the signal
x at the symbolic time t. The tag t itself represents the period during which multiple events take place to
form a reaction: the tag t corresponds is the equivalence class of a synchronization relation between dates
d, as in the synchronous structures [22].
2.3 Synchronous structure of polychrony
In the previous section, we gave a the structural definition of a domain of processes to allow for capturing
the possible behavior of processes in the iSTS algebra. Building upon this domain, we define the semi-lattice
structure which relationally denotes synchronous behaviors in this domain.
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Figure 6 depicts the intuition behind this relation. It is to consider a signal as an elastic with ordered
marks on it (tags). If the elastic is stretched, marks remain in the same relative and partial order but have
more space (time) between each other.
x : t t t
↓ ↓ ↓
y : t t t t t
≤
t t t
↓ ↓ ↓
t t t t t
Figure 6: Relating synchronous behaviors by stretching.
The same holds for a set of elastics: a behavior. If elastics are equally stretched, the order between marks
is unchanged. Figure 6, the time scale of x and y change but the partial timing and scheduling relations are
preserved. Stretching is a partial-order relation that defines clock equivalence (Definition 2).
Definition 2 (clock equivalence)
A behavior c is a stretching of b, written b ≤ c, iff vars(b) = vars(c) and there exists a bijection f on T
that satisfies
∀t, t′ ∈ tags(b), t ≤ f(t) ∧ (t < t′ ⇔ f(t) < f(t′))
∀x, y ∈ vars(b), ∀t ∈ tags(b(x)), ∀t′ ∈ tags(b(y)), tx →b t′y ⇔ f(t)x →
c f(t′)y
∀x ∈ vars(b), tags(c(x)) = f(tags(b(x))) ∧ ∀t ∈ tags(b(x)), b(x)(t) = c(x)(f(t))
b and c are clock-equivalent, written b ∼ c, iff there exists a behavior d s.t. d ≤ b and d ≤ c.
2.4 Asynchronous structure of polychrony
The asynchronous structure of polychrony is modeled by weakening the clock-equivalence relation to allow
for comparing behaviors w.r.t. the sequences of values signals hold regardless of the time at which they hold
these values.
The relaxation relation allows to individually stretch the signals of a behavior in a way preserving schedul-
ing constraints. Relaxation is a partial-order relation that defines the flow-equivalence relation: two behaviors
are flow-equivalent iff their signals hold the same values in the same order.
Figure 7 depicts two asynchronously equivalent behaviors related by relaxation. The first event along x
has been shifted as the effect of delaying its transmission using e.g. a FIFO buffer.
x : t t t
↓ ↓ ↓
y : t t t t t
v
t t t
↘ ↓ ↘
t t t t t
Figure 7: Relating asynchronous behaviors by relaxation.
Relaxation is a partial-order relation that defines flow-equivalence (Definition 3).
Definition 3 (flow equivalence)
A behavior c is a relaxation of b, written b v c, iff vars(b) = vars(c) and, for all x ∈ vars(b), there exists
a bijection fx on T that satisfies
∀t, t′ ∈ tags(b(x)), t ≤ fx(t) ∧ t < t′ ⇔ fx(t) < fx(t′))
∀t ∈ tags(b(x)), ∀t′ ∈ tags(b(y)), tx →b t′y ⇔ (fx(t))x →
c (fy(t
′))y
tags(c(x)) = fx(tags(b(x))) ∧ ∀t ∈ tags(b(x)), b(x)(t) = c(x)(fx(t))
b and c are flow-equivalent, written b ≈ c, iff there exists a behavior d such that d v b and d v c.
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Asynchronous composition p ‖ q is defined by considering the partial-order structure induced by the
relaxation relation . The parallel composition of p and q consists of behaviors d that are relaxations of
behaviors b and c from p and q along shared signals I = vars(p) ∩ vars(q) and that are stretching of b and c
along the independent signals of p and q.
p ‖ q = {d ∈ B|vars(p)∪vars(q) | ∃(b, c) ∈ p× q, d/I ≥ (b/I |c/I)b|I v d|I w c|I}
2.5 From synchronous to asynchronous structures
The original definition of the polychronous model of computation is designed to render the synchronous
hypothesis as implemented in the multi-clocked data-flow notation Signal and relate it to asynchronous
architectures using communication with unbounded delay.
In an embedded architecture, however, the flow of a signal usually slides relatively to others as the result
of introducing finite delays using, e.g., a finite Fifo buffer or a relay station.
To account for such a behavior, we refine the flow-equivalence by a series of (reflexive-anti-symmetric)
relations vN (for N > 0) which yields the (series of) reflexive-symmetric flow relations ≈N to identify
processes of same flows up to a Fifo buffer of size N .
Definition 4 (finite relaxation)
A behavior c is a 0-relaxation of b iff b ≤ c.
For all N > 0, c is a N-relaxation of b, written b vN c, iff b v c and
for all x ∈ vars(b), b(x) = (ti, ci)i≥0, c(x) = (t′i, ci)i≥0
for all i ≥ 0, ti ≤ t
′
i < ti+N+1
Notice that the limit limN≥0 vN (or union ∪N≥0 vN ) of the finite relaxation relations is the asynchronous
partial-order of relaxation v.
Property 1 (transitivity)
b ∼ b′ implies b ≈0 b′
b ≈M b′ ≈N b′′ implies b ≈M+N b′′
b ≈M b′ implies b ≈ b′
The series of relations (≈N )N≥0 yields the largest equivalence classes of behaviors that can be modeled in
the polychronous model of computation without asynchrony. It consists of behaviors equal up to finite-flow
equivalence ≈∗ and corresponds to behaviors equal up to timing deformations performed by a finite FIFO
buffer.
Definition 5 (finite flow-equivalence)
b and c are finitely flow-equivalent, written b ≈∗ c, iff there exists 0 ≤ N <∞ st. b vN c.
2.6 Polychronous design methodology
Having drawn the design spectrum of the polychronous model of computation, we characterize the for-
mal properties of systems within this design space to define correct-by-construction methodologies for the
specification and deployment of elementary components on a given architecture.
Endochrony The key condition we start from is the property of endochrony. A process is said en-
dochronous (Definition 6) iff, given an external (asynchronous) stimulation of its inputs, it reconstructs
a unique synchronous behavior (up to clock-equivalence). In other words, endochrony denotes the class of
processes that are stallable or insensitive to internal and external propagation delays: patient processes, in
the sense of [8].
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Definition 6 (endochrony [16])
A process p of input signals I ⊂ vars(p) is endochronous iff ∀b, c ∈ p, (b|I)≈(c|I )⇒ b ∼ c.
Figure 8 depicts the behavior of an endochronous process p. The process accepts asynchronous yet flow-
equivalent inputs x and y (left). Upon request from the process, inputs are fed from an input buffer in a
clock equivalent manner (middle) so as to produce the same outputs in the same order at clock-equivalent
rates (right).
x : t t t
↘ ↓ ↘
y : t t t t t
input
buffer
t t t
↓ ↓ ↓
t t t t t
endochronous
process
t t t : z
x : t t t
↘ ↘ ↘
y : t t t t t
input
buffer
t t t
↓ ↓ ↓
t t t t t
endochronous
process
t t t: z
Figure 8: Endochrony: from flow-equivalent inputs to clock-equivalent outputs
Endo-isochrony In the Polychrony workbench [27], GALS architectures are modeled starting from the
property of endochrony by considering the criterion of endo-isochrony [16]: two endochronous processes p
and q of interface I = vars(p) ∩ vars(q) are endo-isochronous iff (p|I) |(q|I ) is endochronous.
This criterion ensures that the refinement of the specification p |q by a distributed implementation p ‖ q
is semantics-preserving. Although restrictive, it is directly amenable to static verification by checking p, q
and (p|I ) |(q|I ) endochronous.
The property of flow-preservation [16] generalizes the notion of endo-isochrony to ensure that the refine-
ment of an initial specification p by its implementation q (of inputs I) is flow-preserving iff for all b ∈ p,
for all c ∈ q, b|I≈c|I implies b ≈ c. Refinement-based design with the Polychrony workbench and using the
criterion of flow-invariance has been studied in a number of related works on system design [16, 26, 19].
Finite flow-preservation In the present study, we focus on the definition of a refinement methodology
and semantics preservation criterion that captures the spectrum of bounded protocol synthesis in system
design. We therefore recast the notions of endochrony and of flow-invariance in the context of the largest
congruence expressible in the polychronous model of computation: finite flow-equivalence ≈∗. We say that
a process p is finitely flow-preserving iff, given finitely flow-equivalent inputs, it can only produce behaviors
that are finitely flow equivalent.
Definition 7 (finite flow-preservation)
A process p of input signals I ⊂ vars(p) is finitely flow-preserving iff ∀b, c ∈ p, (b|I)≈∗(c|I)⇒ b ≈∗ c.
Example of finitely flow-preserving processes are endochronous processes. An endochronous process
which receives finitely flow equivalent inputs produces clock-equivalent outputs. It hence forms a restricted
sub-class of finitely-flow preserving processes. A refinement-based design methodology based on the property
of finite flow-preservation consists of characterizing sufficient invariants for a given model transformation to
preserve flows.
Definition 8 (finite flow-invariance)
The refinement of a process p by a process q of input signals I ⊂ vars(p) = vars(q) is finitely flow-invariant
iff
∀b ∈ p, ∀c ∈ q, (b|I)≈
∗(c|I )⇒ b ≈
∗ c
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The property of finite flow-invariance is a very general methodological criterion. For instance, it can be
applied to the characterization of correctness criteria for model transformations such as protocol insertion
or desynchronization. For instance, it is stable to the introduction of flow-preserving protocols, such as
finite FIFO buffers, or double hand-shakes, or relay stations [8], or loosely time-triggered architectures [5],
exemplified in the next section.
3 A polychronous type system
We now give an informal outline of the type system that will support and materialize the polychronous
model of computation and type and sign the behavior of SystemC programs and classes. The key principles
put to work in this notation are essentially borrowed to Pnueli’s STS [23] and Dijkstra’s guarded command
language [9]. We call this notation the iSTS (for implicit synchronous transition systems)
In the iSTS, a process consists of simultaneous propositions that manipulate signals. A signal is an
infinite flow of values that is sampled by a discrete series of instants or reactions. An event corresponds to
the value carried by a signal during a particular reaction or instant.
Figure 9 puts together the main features of the behavioral type system. It describes the behavior of a
counter modulo 2, noted P (
def
= means ”is defined by”), through a set of simultaneous propositions, labeled
from (1) to (3) .
• Proposition (1) is an invariant. It says that the initial value of the signal s, denoted by s0, is false.
This is specified by the proposition ¬s0 (equivalent to s0 = 0).
• Proposition (2) is a guarded command. It says that if the signal x is present during a given reaction
then the value of s is toggled.
– The leftmost part of the sentence, the proposition x̂, is a condition or a guard. It denotes the
clock of x. It is true if the signal x is present during the current reaction.
– The rightmost part of the sentence, the proposition s′ = ¬s, is a transition. The term s′ refers
to the next value of the signal s. The proposition s′ = ¬s says that the next value of s is the
negation of the present value of s.
• Proposition (3) is another guarded command. It says that if s is true then y is present.
P
def
=
¬s0 (1)
| x̂ ⇒ s′ = ¬s (2)
| s ⇒ ŷ (3)
Figure 9: Specification of a counter modulo 2
Notice that, in proposition (3), the guard expects the signal s to hold the value 1 but that its action does
not actually specify the value of the signal y: it simply requires it to be present. Proposition (3) is hence an
abstraction: a proposition that partially describes the properties of the system under consideration without
implying a particular implementation.
To implement a function or a system, this proposition needs to be compositionally refined by another
one, saying what value y should hold at all time (i.e. when present). To this end, one could for instance
compose the counter P , Figure 9, with the proposition Q:
Q
def
=
(
y′ = y + 1 |y0 = 0
)
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Notice that the iteration specified by the proposition Q is not guarded. This means that it is an invariant
that describes the successive values of the signal y in time but not the particular time samples at which the
signal y should occur. The composition of Q with P has the effect of synchronizing the signal y in Q to the
clock s in P : to the time samples during which the signal s holds the value true. This composition is called
a refinement: the system obeys the specification denoted by the initial proposition P and is constrained to
further satisfy the additional conditions implied by Q.
P is an abstraction of P |Q P |Q is a refinement of P
The notation introduced so far holds necessary and sufficient ingredients to specify the behavior of multi-
clocked synchronous systems. Pnueli’s original STS notation features two additional notions which, in
retrospect, are essentially geared towards verification by model-checking.
• One feature is choice P ∨ Q. For instance, in the STS, the proposition a = 1 ∨ b = 1 allows to non-
deterministically have a or b present with the value true at all time. Non-determinism can equally be
modeled using guarded commands using a partially defined signal s whose scope is lexically restricted
to the desired proposition. Instead, we write:
R
def
= (s⇒ a |¬s⇒ b)/s
to mean the non-deterministic proposition of choosing a or b upon the value of an internal signal s,
whose calculation is left unspecified. Here, the notation P/s means that the scope of s is local to
the process P . Again, notice that the proposition R may best be understood as the abstraction of an
executable specification, e.g., one that specifies the actual value of s in time (for instance, the toggle s
of the counting process P ).
R is an abstraction of
(
s⇒ a |¬s⇒ b |
(
¬s0 |s′ = ¬s
))
/s
• Another feature of the STS is explicit absence ⊥. The proposition x = ⊥ explicitly specifies that x
does not hold a value in the context in which it is considered. For instance, the STS:
(a = 1 ∧ x 6= ⊥) ∨ (x = ⊥ ∧ b = 1)
means that either a is true and x is present or that b is true and x is absent. In the iSTS, this notion
is implicit. It can for instance be specified by a refinement of R with the invariant ”x is present iff b
is true”:
R |b = x̂
In the aim of moving back and forth from abstraction to refinement, one last essential feature is the notion of
scheduling specification. A scheduling specification is designed to imply an order of execution to otherwise
purely logical propositions. Whereas a transition, e.g. s′ = ¬s, implicitly means that the next value of s is
computed using the present value of s, a proposition, e.g. y = x, just means that x and y are equal. It does
not specify any order of execution. An order of execution can be imposed to a proposition by its refinement
with a scheduling constraint, noted y → x. Then,
x = y is an abstraction of x = y |y → x
where y → x informally means that ”x cannot happen before y”. In doing so, we refine the time scale, from
one in which x and y happen simultaneously, to a more precise one in which one observes that x cannot
happen before y. We will adopt the following syntax, borrowed to the Signal language, and write x := y for
an assignment of y to x:
(x = y |y → x) is an abstraction of x := y
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3.1 Formal syntax of the type system
The formal syntax of propositions in the behavioral type system is defined by the inductive grammar P in
Table 1. A propositon or process P manipulates boolean values noted v ∈ {0, 1} and signals noted x, y, z.
A location l refers to the initial value x0, the present value x and the next value x′ of a signal. A reference
r stands for either a value v or a signal x.
A clock expression e is a proposition on boolean values. When true, a clock e defines a particular period in
time. The clocks 0 and 1 denote events that never/always happen. The clock x = r denotes the proposition:
”x is present and holds the value r”. Particular instances are:
- the clock noted x̂ and defined by x = x means that ”x is present”
- the clock noted x and defined by x = 1 means that ”x is true”
- the clock noted ¬x and defined by x = 0 means that ”x is false”
Clocks are propositions combined using the logical combinators of conjunction e ∧ f , to mean that both
e and f hold, disjunction e ∨ f , to mean that either e or f holds, and symmetric difference e \ f , to mean
that e holds and not f .
A process P consists of the simultaneous composition of elementary propositions. 1 is the process that
does nothing. The proposition l = r means that ”l holds the value r” The proposition x → l means that
”l cannot happen before x”. The process e ⇒ P is a guarded command. It means: ”if e is present then
P holds”. Processes are combined using synchronous composition P |Q to denote the simultaneity of the
propositions P and Q. Restricting a signal name x to the lexical scope of a process P is written P/x. We
refer to the free variables vars(P ) of a process P (Table 18, Appendix A) as the set of signal names that
occur free in the lexical scope of P .
Table 1: Formal syntax of the type system
(reference) r ::= x | v
(location) l ::= x0 |x |x′
(clock) e, f ::= 0 |x = r | e ∧ f | e ∨ f | e \ f | 1
(process) P, Q ::= 1 | l = r |x→ l | e⇒ P | (P |Q) |P/x
Notational conventions In the formal presentation of the iSTS, we restrict ourself to a subset of the
elementary propositions in the grammar of Table 1, which we call atoms a:
(atoms) a, b ::= x0 = v | l = y |x→ l s.t. l ::= x |x′
Other propositions as well as additional syntactic shortcuts, used in the examples, can be defined by using
this restricted subset as follows.
l = v
def
= (l = x |x0 = v |x′ = x)/x iff x 6= l 6= x′
l := x
def
= (l = x |x→ l)
x̂ = ŷ
def
= (x̂⇒ ŷ | ŷ ⇒ x̂)
x̂
def
= (x = x)
l
def
= (l = 1)
¬l
def
= (l = 0)
3.2 Denotational semantics of the type system
The detailed presentation and extension of the polychronous model of computation allows us to give a
denotational model to the type system introduced, Section 3. This model consists of relating a proposition
P to the set of behaviors p it denotes.
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Meaning of clocks Let us start with the denotation of a clock expression e (Table 2). The meaning [[e]]b of
a clock e is defined relatively to a given behavior b and consists of the set of tags satisfied by the proposition
e in the behavior b.
In Table 2, the meaning of the clock x = v (resp. x = y) in b is the set of tags t ∈ tags(b(x)) (resp.
t ∈ tags(b(x)) ∩ tags(b(y))) such that b(x)(t) = v (resp. b(x)(t = b(y)(t)), in particular, [[x̂]]b = tags(b(x)).
The meaning of a conjunction e ∧ f (resp. disjunction e ∨ f and difference e \ f) is the intersection (resp.
union and difference) of the meaning of e and f . Clock 0 has no tags.
Table 2: Denotational semantics of clock expressions
[[x = y]]b={t ∈ tags(b(x)) ∩ tags(b(y)) | b(x)(t) = b(y)(t)}
[[x = v]]b={t ∈ tags(b(x)) | b(x)(t) = v}
[[e ∧ f ]]b=[[e]]b ∩ [[f ]]b
[[e ∨ f ]]b=[[e]]b ∪ [[f ]]b
[[e \ f ]]b=b[[e]]b \ [[f ]]b
[[1]]b=tags(b)
[[0]]b=∅
Meaning of propositions The denotation of a clock expression by a set of tags yields the denotational
semantics of propositions P , written [[P ]], Table 3. The meaning [[P ]]e of a proposition P is defined with
respect to a clock expression e. Where this information is absent, we assume [[P ]] = [[P ]]1 to mean that P is
an invariant (and is hence independent of a particular clock).
Table 3: Denotational semantics of propositions
[[x0 = v]]e={b ∈ B|x | b(x)(min(tags(b(x)))) = v}
[[x = y]]e={b ∈ B|vars(e)∪{x,y} | ∀t ∈ [[e]]b,
t ∈ tags(b(x)) ∧ t ∈ tags(b(y)) ∧ b(x)(t) = b(y)(t)}
[[y → x]]e={b ∈ B|vars(e)∪{x,y} | ∀t ∈ [[e]]b,
t ∈ tags(b(x)) ⇒ t ∈ tags(b(y)) ∧ ty →b tx}
[[x′ = y]]e={b ∈ B|vars(e)∪{x,y} | ∀t ∈ [[e]]b,
t ∈ C = tags(b(x)) ∧ t ∈ tags(b(y)) ∧ b(x)(succt(C)) = b(y)(t)}
[[y → x′]]e={b ∈ B|vars(e)∪{x,y} | ∀t ∈ [[e]]b,
t ∈ C = tags(b(x)) ⇒ t ∈ tags(b(y)) ∧ ty →b (succt(C))x}
[[f ⇒ P ]]e=[[P ]]e∧f
[[P |Q]]e=[[P ]]e | [[Q]]e
[[P/x]]e={c ≤ b/x | b ∈ [[P ]]e}
The meaning of an initialization x0 = v , written [[x0 = v]]e, consists of all behaviors defined on x, written
b ∈ B|x such that the initial value of the signal b(x) equals v. Notice that it is independent from the clock
expression e provided by the context. In Table 3, we write:
- B|X for the set of all behaviors of domain X
- min(C) for the minimum of the chain of tags C
- succt(C) for the immediate successor of t in the chain C
- vars(P ) and vars(e) for the set of free signal names of P and e.
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The meaning of a proposition x = y at the clock e consists of all behaviors b defined on vars(e) ∪ {x, y}
such that all tags t ∈ [[e]]b at the clock e belong to b(x) and b(y) and are associated with the same value. A
scheduling specification y → x at the clock e denotes the set of behaviors b defined on vars(e)∪{x, y} which,
for all tags t ∈ [[e]]b, requires x to preceed y: if t is in b(x) then it is necessarily in b(y) and satisfies ty →b tx.
The propositions x′ = y and y → x′ are interpreted similarly by considering the tag t′ that is the successor
of t in the chain C of x.
The behavior of a guarded command f ⇒ P at the clock e is equal to the behavior of P at the clock
e ∧ f . The meaning of a restriction P/x consists of the behaviors c of which a behavior b/x from P are a
stretching of. The behavior of P |Q consists the synchronous composition of the behaviors of P and Q.
3.3 Abstraction of behavioral types
In the terminology of [10], the process P specified in the grammar of Table 1 defines the dynamic interface
of a given system: it defines a transition system that specifies the invariants of its evolution in time.
Just as the theory of interface automata [10], behavioral types allow for a scalable level of abstraction that
can be automatically obtained starting from the inferred type of a given module (Table 4). The abstraction
of a process P by its static interface P̂ is defined by the type inference system e ` P : Q of Table 4. To
a process P in a context of clock e, it associates the clock and scheduling relations Q that form a static
abstraction of P .
Table 4: Static abstraction of behavioral types
` 1 : 1 ` x0 = v : 1 e ` x→ y : e⇒ x→ y
e ` x = y : e⇒ x = y e ` x′ = y : e⇒ x̂ = ŷ |e⇒ x̂ |e⇒ ŷ
e ∧ f ` P : Q
e ` f ⇒ P : Q
e ` P : Q
e ` P/x : Q/x
e ` P1 : Q1 e ` P2 : Q2
e ` P1 |P2 : Q1 |Q2
The static interface P̂ of a process P consists of the abstraction of propositions P by a set of clock and
scheduling relations Q, defined by the type inference relation e ` P : Q of Table 4, and of the closure of
scheduling relations by transitivity, i.e. e⇒ x→ y | f ⇒ y → z implies (e∧f)⇒ x→ z; and by distributivity,
i.e. e⇒ x→ y | f ⇒ x→ y implies (e ∨ f)⇒ x→ y.
The correctness of the inference system is stated by a denotational containment relation and proved by
induction on the structure of the term P .
Property 2 (soundness)
If e ` P : Q then [[P ]]e ⊆ [[Q]]e.
Example 1 Let us for instance refine the specification of the counter modulo 2, Figure 9. The process
P (left) constrains the event y to occur upon two successive inputs x. Its state s is initially false. It is
synchronized to the input signal x. The next value of s is defined by the negation of its current value. When
s is true then y is present. From the type inference relation of Table 4, we obtain the static interface of P̂
(right).
P
def
=






s0 = 0
x̂ = ŝ
s′ :=¬s
s = ŷ
y := s






/s P̂ =






x̂ = ŝ
s→ s′
s = ŷ
s = y
s→ y






/s
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Let Q = (x̂ > ŷ) be the type declared in place of P̂ to define a static interface type for some component
implementing the proposition P . It just requires the clock ŷ to be a sampling of x̂. Checking that the declared
type Q is compatible with the inferred type P̂ amounts to checking that P̂ implies Q to meet the required
denotational containment relation: [[P̂ ]] ⊆ [[Q]]. This is implemented by observing that (x̂ = ŝ | ŷ = s)/s
implies x̂ > ŷ.
3.4 Refinement of behavioral types
Behavioral type abstraction allows to associate a system of clock equations P̂ with process P . In order to
perform the dual type refinements:
- merging several processes into one component
- or, conversely, splitting one into several distributed components
we define type-based model transformations. On the path to such transformations, hierarchization [2] is the
key concept put to work. Hierarchization consists of determining a canonical representation of the partial
order between the signal clocks of a process P . This data-structure is the medium which we use to perform
the verification, transformation and exploration of system design models.
Example 2 As an example, consider the type P of the counter modulo 2 from Example 1 (Table 5, column
process). The abstraction of P (Table 5, column type) consists of a set of clock and scheduling relations.
Table 5: From behavioral types to sequential C code
(process) (type) (hierarchy) (code)
s0 =0
x̂= ŝ
s′:=¬s
s= ŷ
y:=s
x̂= ŝ
s→s′
s= ŷ
y=s
s→y
x̂, ŝ
/ \
¬s ŷ, s
bool s = false;
while true {
if x then if s then { y = true;
s = false; }
else { s = true; } }
Hierarchization (Table 5, hierarchy), consists of building partial order relations between clocks starting
from P̂ . The clock equivalence class at the top of the tree comprises x̂ and ŝ. It is associated to the scheduling
relation x̂→ s. The left-most subtree corresponds to the clock s = 0 and the right-most sub-tree to the clocks
s = 1 and ŷ.
The C program (Table 5, code) demonstrates the capability to build a control-flow grap starting from the
system of clock equations and scheduling relations implied by a process P .
Definition 9 formalizes the algorithm introduced in [2] for the construction of a hierarchy starting from
a set of boolean equations. From the example of Figure 5, we observe that both free and bound signals of a
proposition P are involved by hierarchization. Therefore, Definition 9 considers the Skolemization P of P .
By induction on P by:
- a/X = a/X and P/x = Q/X ∪ {x} iff P = Q/X
- e⇒ P = (e⇒ Q)/X iff P = Q/X and vars(e) ∩X = ∅
- P1 |Q1 = (P2 |Q2)/XY iff P 1 = P2/X and Q1 = Q2/Y
Notice that [[P ]] = [[P ]]. Definition 9 uses the static abstraction Q̂ of P = Q/X to find clock equivalence
classes and partially relate them. Rule 1 defines equivalence class for synchronous signals and constructs
elementary partial order relations: the clock (x = v) is smaller than x̂. Rule 2 defines the insertion of a
partial order of maximum z below a clock x. The insertion algorithm, introduced in [2], yields a canonical
representation of the corresponding partial order by observing that there exists a unique minimum clock
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below x such that rule 2 holds. In Definition 9, we write P |= Q, e.g. Q̂ |= x̂ = ŷ, iff the proposition P
implies the proposition Q, e.g. the static interface Q̂ implies the clock equation x̂ = ŷ.
Definition 9 (hierarchization)
The clock relation P of a process P is the partial order relation between elementary clocks (x = r),
written h, and defined by application of rules (1− 2) with P = Q/X.
1. if Q̂ |= x̂ = h or Q̂ |= (x = v) = h then x̂  h.
2. if x̂  h1, x̂  h2 and Q̂ |= h = h1 ? h2 for any ? ∈ {∧,∨, \} then x̂  h.
h1 and h2 are clock-equivalent, written h1≺h2, iff h1  h2 and h2  h1.
A process whose clock relation is hierarchic, in the sense of Definition 10, meets a necessary criterion for
being implemented by a sequential program.
Definition 10 (hierarchization)
A process P is hierarchic iff P has a minimum class min P
In order to lift a larger class of processes to the rank of hierarchical processes, the Polychrony workbench
implements additional program transformations. These transformations consist of refinements that promote
the clock equivalence classes of an initial process P until a minimum min Q is found in the final process
Q. One refinement consists of promoting a bound signal in an oversampling process. A process P/x is
oversampling iff P is hierarchical but its minimun is x̂ ∈ min P . In that case, one may promote x by
refining P as
Q
def
= (P | ŷ = x̂)/x s.t. y 6∈ vars(P )
which, by definition of the initial process P , satisfies ŷ ∈ min Q and is hence hierarchical.
3.5 Type-based design analysis
Starting from the algorithm specified in Definition 9 and the class of hierarchical processes isolated in
Definition 10, we seek processes that satisfy the property of endochrony in the context of behavioral type
inference by introducing the notion of controllability, Definition 14.
A correct definition of controllability requires a precise partition of the signals of a process P into input
signals in(P ), output signals out(P ) and state variables def(P ). This partition is defined in Appendix A,
Table 19.
A signal x ∈ out(P ) (resp. x ∈ def(P )) is an output (resp. state) of P iff, whenever its presence is
implied by a clock e, then there exists another clock f implied by e whose action is x := y (resp. x′ := y) for
some reference y. The disjoint sets def(P ) and out(P ) define the input signals in(P ) of a process by their
complementary in vars(P ).
Definability A controllable process needs to correctly define its local and bound signals in order to meet
the property of determinism, and hence endochrony. For instance, let us reconsider the example of the
specification R in the introduction, Section 3.
R
def
= (s⇒ x |¬s⇒ y)/s
It may seem controllable by apparently having two output signals x and y defined upon the value of the
boolean signal s. However, notice that s is left undefined. Hence the behavior of R is non-deterministic,
since the choice of the value of s is free. Had s been associated to some external input z, as in Q,
Q
def
= (s0 = 1 |s′ := z |s⇒ x := s |¬s⇒ y := s)/s
one could have concluded that it is indeed controllable. In fact, notice that Q is a refinement of R: [[Q]] ⊆ [[R]].
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Definition 11 (definability)
A process P is well-defined iff all bound variables of P are either output signals or state variables. By
induction on the structure of P ,
- an atomic proposition a is well-defined.
- a guarded command e⇒ P is well defined iff P is well-defined
- a composition P |Q is well-defined iff P and Q are well-defined
- a restriction P/x is well-defined iff so is P and x ∈ def(P ) ∪ out(P ).
Causality Causality is another possible origin of non-determinism. Let us consider the example of a clock
proposition x̂
def
= (x = x). It does not define an output signal, it just says that the signal x is present. It
can be regarded as an abstraction of the proposition x := y
def
= (x = y |y → x), which defines it as an output
signal and assigns the value of the input y to it. What happens next, if we additionally write y = x or y := x ?
In the first case, one can still regard the process x := y |y = x as a redundant yet deterministic specification:
x takes the value of y. This is not the case in the latter specification, which tries to mutually define the
output signals x and y: x := y |y := x. It is a non-deterministic specification, as both true and false are
possible values of x and y every time this is needed. Thanks to the definition of x := y by x = y |y → x, the
analysis of causal specifications relies on the information provided by the scheduling relation of a process P .
A cyclic definition of output signals yields a proposition e ⇒ x → x at some clock e in the transitive
closure of the scheduling relation implied by P̂ , hence Definition 12.
Definition 12 (causality)
A process P is non-causal iff P̂ |= e⇒ x→ x implies P̂ |= e = 0.
Determinism The isolation of well-defined and non-causal processes allows to touch an important inter-
mediate result. When a process defines its bound variables from the value of free variables and does not
define its outputs in a cyclic manner, it is deterministic in the sense of Definition 13.
Definition 13 (determinism [16])
P is deterministic iff ∀b, c ∈ [[P ]], (b|in(P )) = (c|in(P ))⇒ b = c.
Property 3 (determinism)
If P is well-defined and non-causal then P is deterministic
Controllability If Definition 13 is compared to the pattern of behaviors depicted Figure 10, one easily
notices that a deterministic process still misses some important capabilities to meet the requirements of
endochrony.
x : t t t
↘ ↓ ↘
y : t t t t t
input
buffer
t t t
↓ ↓ ↓
t t t t t
endochronous
process
t t t : z
Figure 10: Endochrony as the reconstruction of clock-equivalence classes
A deterministic process must have a way to initiate a reaction upon the arrival of a pre-determined input
signal (e.g. x, Figure 8), to check whether it needs further inputs (e.g. should it load y from the input buffer
or not) to finally produce an output (e.g. produce z when the input y is absent).
The notion of hierarchy allows to fill this remaining gap. A hierarchical process P has a pre-determined
input tick, the minimum min P of its clock relation.
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Upon the presence of the tick (e.g. x, Figure 10), it is able to decide whether an additional input is needed
or not (e.g. x̂ ≺ ŷ, Figure 10), it is able to decide whether it should produce outputs (e.g. x̂ ≺ ẑ, Figure 10).
However, controllability requires this decision to be made starting from the input signals of a process
(and not its output signals or state variables).
Definition 14 (controllability)
A process P is controllable iff P is well-defined, non-causal, hierarchical and for all y ∈ vars(P ), there
exists x ∈ in(P ) such that x P y.
The definition of controllability bridges the remaining gap from a deterministic specification to an en-
dochronous program. It is stated by property 4. Property 4 generalizes the proposition of [16] to the context
of partially defined signals of the behavioral type system.
Property 4 (controllability)
If P is controllable then P is endochronous.
3.6 Type-based design methodology
In the previous section, we identified the property of finite flow-invariance as a pivot criterion in a poly-
chronous design methodology. We now show how it is used in the type system to characterize correctness
criteria for model transformations such as the desynchronization incurred by the insertion of a protocol in
the architecture under design.
Let us consider two finitely flow-preserving processes P and Q and let R be a protocol to link P and
Q, such as a finite FIFO buffer fifoN , or a double hand-shake protocol, or a relay station [8], or a loosely
time-triggered architecture [5]. The wrapper R〈P 〉 of a process P with a protocol R is defined by redirecting
the signals of P to R using substitutions.
Definition 15 (flow-preserving protocol)
The process R is a flow-preserving protocol iff there exists n > 0 such that inputs in(R) = {x1..n} are
finitely flow-equivalent to outputs out(R) = {y1..n}
∀b ∈ [[R]], b|x1..n ≈
∗ (b|y1..n [xi/yi]0<i≤n)
Let P be a process such that in(P ) = {x1..m} and out(P ) = {xm+1..n}. Let R be a flow-preserving protocol
such that in(R) = {y1..n} and out(R) = {z1..n}. The wrapper of P with R is the template process noted R〈P 〉
and defined by:
R〈P 〉
def
=
(
(R[xi/zi]m<i≤n) [xi/yi]0<i≤m
| (P [yi/xi]m<i≤n) [zi/xi]0<i≤m
)
/y1..nz1..n
A sufficient condition that guarantees the insertion of a protocol between two synchronous processes P
and Q finitely flow preserving is to have P |I |Q|I finitely flow preserving for I = vars(P )∩ vars(Q), meaning
that all communications between P and Q via a shared signal x ∈ I should be flow preserving and that P
and Q may otherwise evolve independently.
Property 5 (protocol insertion)
If P is endochronous then P is finitely flow-preserving.
If R is a flow-preserving protocol and P is finitely flow-preserving then R〈P 〉 is finitely flow-preserving.
If R is a flow-preserving protocol and P , Q, P |I |Q|I are finitely flow-preserving then R〈P 〉 |R〈Q〉 is
finitely preserving (I = vars(P ) ∩ vars(Q)).
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4 Behavioral types for SystemC modules
We are now equipped with the required mathematical framework and formal methodology to address the
modeling of GALS architectures described using SystemC. This model is described in terms of a type in-
ference system and extended to the structuring elements of SystemC in terms of a module system. This
framework allows to give a behavioral signature of the component of the system, compositionally check the
correct composition of such components to form architecture, to optimize the described software elements
from the imposed hardware elements by, first, detaching the formal model from the functional architecture
description and, second, using the model to regenerate an optimized software matching the requirements of
the execution architecture. As a by-product, the association of types with SystemC programs provides a
formal denotational semantics implied by the interpretation of types in the polychronous model of compu-
tation.
4.1 Formal syntax of SystemC core
We start with the definition of the core of the SystemC syntax relevant to the present study. A system consists
of the composition of classes and modules sys , Table 6. A class declaration class m {dec} associates a class
name m with a sequence of fields dec. It is optionally parameterized by a class with template 〈classm1〉. To
enforce a strong typing policy, we annotate the class parameter m1 with #TYPE(m1, m2) to denote the type
of m1 with the virtual class m2. A module SC MODULE(m) is a class that defines an architecture component.
Its constructor SC CTOR(m) {new ; pgm} allocates threads (e.g. SC THREAD(f)) and executes an initialization
program pgm . While naturally declared sequentially in the program text, modules define threads whose
execution is concurrent.
Declarations dec associate locations x with native classes or template class instances m〈m∗〉 and pro-
cedures with a name f and a definition pgm . For instance, intx defines an integer variable x while
sc signal〈bool〉 x defines a boolean signal x. We assume x to denote the name of a variable or signal and to
be possibly prefixed as m :: x by the name of the class it belongs to. We assume the relation ≤ to denote
SystemC sub-typing, e.g., bool ≤ num or int ≤ num.
Table 6: Abstract syntax for SystemC
(component) sys ::= [template 〈classm1〉#TYPE(m1, m2)] classm {dec} (class)
| SC MODULE(m) {dec; SC CTOR(m) {new}} (module)
| sys ; sys (sequence)
(declaration) dec ::= m〈m∗〉x (field)
| void f() {pgm} (thread)
| dec; dec (sequence)
(constructor) new ::= SC THREAD(f) sensitive x∗ |new ; pgm
The formal grammar of SystemC programs, Table 7, is represented in static single-assignment intermedi-
ate form akin to that of the Tree-SSA package of the GCC project [20]. SSA provides a language-independent,
locally optimized intermediate representation (Tree-SSA currently accepts C, C++, Fortran 95, and Java
inputs) in which language-specific syntactic sugar is absent. SSA transforms a given programming unit (a
function, a method or a thread) into a structure in which all variables are read and written once and all
native operations are represented by 3-address instructions x = f(y, z).
A program pgm consists of a sequence of labeled blocks L:blk . Each block consists of a label L and of a
sequence of statements stm terminated by a return statement rtn. In the remainder, a block always starts
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Table 7: Abstract syntax for SystemC programs in SSA form
(program) pgm ::= L:blk | pgm ; pgm
(instruction) stm ::= x = f(x∗) (invoke)
| waitx (lock)
| notify x (unlock)
| if x then L (test)
(block) blk ::= stm; blk | rtn
(return) rtn ::= gotoL (goto)
| return (return)
| throw x; (throw)
catch x from L (catch)
to L usingL
with a label and finishes with a return statement: stm1; L:stm2 is rewritten as stm1; gotoL; L:stm2. A wait
is always placed at the beginning of a block: stm1; wait v; stm2 is rewritten as stm1; gotoL; L:wait v; stm2.
Block instructions consist of native method invocations x = f(x∗), lock monitoring and branches
if x then L. Blocks are returned from by either a gotoL, a return or an exception throw x. The declara-
tion catchx from L1 to L2 using L3 that matches an exception x raised at block L1 activates the exception
handler L3 and continues at block L2.
Example 3 To outline the construction of the intermediate representation of a SystemC program, let us
reconsider the example of Section 1.2 and detail the method that counts the number of bits set to 1 in a
bit-array epc.data.
void epc::ones () { sc int<16> idata = 0, ocount = 0;
while true { wait (epc.lock);
idata = epc.data;
ocount = 0;
while (idata != 0) { ocount = ocount + (idata & 1);
idata = idata >> 1; }
epc.count = ocount;
notify (epc.lock); }}}
Figure 11: default
The method consists of three blocks. The block labeled L1 waits for the lock epc.lock before initializing the
local state variable idata to the value of the input signal epc.data and ocount to 0. Label L2 corresponds to a
loop that shifts idata right and adds its right-most bit to ocount until termination (condition T0). Finally,
in the block L3, ocount is sent to the signal epc.count and epc.lock is unlocked before going back to L1.
L1:wait (epc.lock);
idata = epc.data;
ocount = 0;
goto L2;
L2:T1 = idata;
T0 = T1 == 0;
if T0 then goto L3;
T2 = ocount;
T3 = T1 & 1;
ocount = T2 + T3;
idata = T1 >> 1;
goto L2;
L3:epc.count = ocount;
notify (epc.lock);
goto L1;
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4.2 Behavioral type inference
The type inference function I[[pgm ]], Table 8, is defined by induction on the formal syntax of pgm. To define
it, we assume that the finite set Lf of program labels L defined in a given method f respects the order of
appearance in the text: L1 < L2 means that L1 occurs above L2.
To each block of label L ∈ Lf , the function I[[pgm ]] associates an input clock xL, an immediate clock
ximmL and an output clock x
exit
L . The clock xL is true iff L has been activated in the previous transition (by
posting the event x′L). The clock x
imm
L is set to true to activate the block L immediately. The clock x
exit
L
is set to true when the execution of block L terminates. The default activation condition of a block of label
L is the clock xL ∨ ximmL (equation (1) of Table 8). The block L is executed iff the proposition xL ∨ x
imm
L
holds, meaning that the program counter is at L. Otherwise, it is set to 0.
For a return instruction or a block, the type inference function returns a type P . For a block instruction
stm, the type inference function I[[stm]]e1L = 〈P 〉
e2 takes three arguments: an instruction stm, the label L of
the block it belongs to, and an input clock e1. It returns the type P of the instruction and its output clock
e2. The output clock of stm corresponds to the input clock of the instruction that immediately follows it in
the sequence of the block.
Example 4 Let us zoom on the block L2 of the ones counter, left. On the first line, for instance, we associate
the instruction T1 = idata of block label L2 to the proposition xL2 ⇒ T1 = idata. In this proposition, the new
variable xL2 is a boolean that is true iff the label L2 is being executed. So, the proposition says that, if the
label L2 is being executed, then T1 is always equal to idata. If not, then another proposition may hold. In our
case, all subsequent propositions are conditioned by xL2 meaning that they hold when L2 is being executed.
(SSA code) (behavioral type)
L2:T1 = idata;
T0 = T1 != 0;
if T0 then goto L3;
T2 = ocount;
T3 = T1 & 1;
ocount = T2 + T3;
idata = T1 >> 1;
goto L2;
xL2⇒T1 :=idata
T0 :=(T1 6= 0)
T0 ⇒x′L3
¬T0⇒T2 := ocount
T3 := T1&1
ocount′ := T2 + T3
idata′ := T1 >> 1
x′L2
Next, consider the instruction if T0 then L3. It is likely that label L3 will, just as L2, perform some
operation on the input idata. Therefore, we delay its execution until after the current reaction and refer to
x′L3 as the next value of the state variable xL3, to indicate that it will be active during the next reaction.
Hence, the proposition xL2 ⇒ T0 ⇒ x′L3 says that control will be passed to L3 at the next reaction when
control is presently at L2 and when T0 is true. The instructions that follow this test are conditioned by the
negative ¬T0, this means: ”in the block L2 and not in its branch to L3”.
Table 8 defines the behavioral type inference system. Rules (1 − 2) are concerned with the iterative
decomposition of a program pgm into blocks blk and with the decomposition of a block into stm and rtn
instructions. In rule (2), the input clock e of the block stm; blk is passed to stm. The output clock e1 of stm
becomes the input clock of blk .
The input and output clocks of an instruction may differ. This is the case, rule (3), for an if x then L1
instruction in a block L. Let e be the input clock of the instruction. When x is false then control is passed
to the rest of the block, at the output clock e ∧ ¬x. Otherwise, control is passed to the block L1, at the
clock e ∧ x.
There are two ways of passing control from L to L1 at a given clock e. They are defined by the function
GL(L1, e): either immediately, by activating the immediate clock x
imm
L1
, i.e., e ⇒ ximmL1 ; or by a delayed
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transition to L1 at e, i.e., e ⇒ x′L1 . This choice is decided by the auxiliary function SL(L1). It checks
whether the block L1 can be executed immediately after the block L. By definition, SL(L1) holds iff L1 > L
(L1 is below L in the control flow) and D(L1) ∩ D(L) = ∅ (the variables defined in L and L1 are disjoint).
Example 5 In Example 3, D(L1) = D(L2) = {ocount, idata} and D(L3) = {count, lock}. Hence, going from
L1 to L2 requires a delayed transition because both L1 and L2 define ocount and idata. Conversely, going
from L2 to L3 can be done immediately since L3 does not define ocount or idata.
Table 8: Type inference
(1) I[[L:blk ; pgm ]] =I[[blk ]]
xL∨x
imm
L
L | I[[pgm ]]
(2) I[[stm ; blk ]]eL=let 〈P 〉
e1 = I[[stm]]eL in P | I[[blk ]]
e1
L
(3) I[[if x then L1]]eL=〈GL(L1, e ∧ x)〉
e∧¬x
(4) I[[x = f(y∗)]]eL=〈E(f)(xy
∗e)〉e
(5) I[[notify x]]eL=〈e⇒ (x
′ = ¬x)〉e
(6) I[[wait x]]eL=〈e ∧ (x 6= x
′)⇒ ŷ | e \ ŷ ⇒ x′L〉
ŷ
(7) I[[gotoL1]]
e
L=(e⇒ x
exit
L | GL(L1, e))
(8) I[[return]]eL=(e⇒ (x
exit
L |x
exit
f ))
(9) I[[throw x]]eL=(e⇒ (x
exit
L | x̂))
where GL(L1, e)=if SL(L1) then e⇒ ximmL1 else 〈e⇒ x
′
L1
〉
E(f)(xyze)=e⇒ (ŷ ∧ ẑ ⇒ (x̂ | y → x | z → x)), ∀fxyze
I[[catch x from L toL1 using L2]]eL=GL(L2, x̂ ∧ x
exit
L ) |GL2(L1, x
exit
L2
)
Rule (4) is concerned with the typing of native and external method invocations x = f(y∗). The generic
type of f is taken from an environment E(f). It is given the name of the result x, of the actual parameters
y∗ and of the input clock e to obtain the type of x = f(y∗). On the right, the generic type of 3-address
instructions x = f(y, z) at clock e is given by E(f)(xyze).
The wait-notify protocol (rules (5−6)) is modeled using a boolean flip-flop variable x. The notify method,
rule (5), defines the next value of the lock x by the negation of its current value at the input clock e.
The wait method, rule (6), activates its output clock ŷ iff the value of the lock x has changed at the input
clock e: e ∧ (x 6= x′) ⇒ ŷ. Otherwise, at the clock e \ ŷ, the control is passed to L by a delayed transition
e \ ŷ ⇒ x′L.
Example 6 Consider the wait-notify protocol at the blocks labeled L1 and L3 in the ones counter. The type
of the wait instruction defines the output clock ŷ if L1 receives control at the clock xL1, and if the value of
lock has changed (proposition lock 6= lock′). If so, at the clock ŷ, ocount and idata are initialized and the
control is passed to the block L2 by GL1(L2, ŷ). Otherwise, at the clock xL1 \ ŷ, a delayed transition to L1 is
scheduled: xL1 \ ŷ ⇒ x′L1.
code type
L1:wait (epc.lock);
...
goto L2;
...
xL1 ∧ (lock 6= lock
′)⇒ŷ
xL1 \ ŷ⇒x′L1...
ŷ⇒x′L2...
code type
L3:epc.count = ocount;
notify (epc.lock);
goto L1;
ˆocount ∧ xL3⇒ ˆcount
xL3⇒lock
′ = ¬lock
xL3⇒x′L1
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All return instructions, rules (7− 9), define the output clock xexitL of the current block L by their input
clock e. This is the right place to do that: e defines the very condition upon which the block actually reaches
its return statement.
A gotoL1 instruction, rule (7), passes control to block L1 unconditionally at the input clock e by GL(L1, e).
A return instruction, rule (8), sets the exit clock xf to true at clock e to inform the caller that f is terminated.
A throw x statement in block L, rule (9), triggers the exception signal x at the input clock e by e ⇒ x̂.
The matching catch statement, of the form catchx from L toL1 using L2 passes the control to the handler L2
and then to the block L1 upon termination of the handler.
This requires, first, to activate L2 from L when x is present, i.e., GL(L2, x̂ ∧ xexitL ), and then to pass
control to L1 upon termination of the handler.
Completion of the state logic The encoding of Table 8 requires all entry clocks xL, x
imm
L and xf to
be simultaneously present when the f is being executed. Each signal xL holds the value 1 iff the block L is
active during a transition currently being executed. Otherwise, it is set to 0. This default setting of the entry
clocks requires a completion of the next-state logic by considering, for all L ∈ Lf , the proposition eL ⇒ x′L
implied by the inferred type P = I[[pgm ]] and define the default rule by xf \ eL ⇒ ¬x′L. Completion is
identical for the immediate and exit clocks ximmL and x
exit
L of the block L.
xf \ eL ⇒ ¬x
′
L where eL
def
=
∨
(e |P |= e⇒ x′L )
Modular extension to external method calls The type inference scheme defined for wait, notify
and operations, rules (4 − 6) can be extended to handle externally defined method calls in a modular and
compositional way, depicted in Table 9.
Table 9: Modular extension of the inference function to separately defined methods
(a) I[[m f(x1..m) raises y{ pgm }]]=λx1..mxf xexitf y.
(
I[[pgm ]] |xf ⇒ xminLf
)
/Lf
(b) I[[L : x0 = f(x1..m)]]eL=e⇒ (E(f)(x1..mexy) |e \ (ŷ ∨ x̂)⇒ x
′
L)
e∧x̂
(c) I[[return x]]eL=(e⇒ (x
exit
L |x
exit
f := x))
Consider a method f with formal parameters x1..m (whose data-types are not displayed) and a result of
type m, rule (a). Let y be an exception raised by the definition pgm of f and escaping from it. The type
of f consists of a lambda abstraction whose arguments are the inputs x1..m, the entry clock xf , the exit
clock xexitf , the return value yf and the exception y. It is used to parameterize the proposition P , which
corresponds to pgm , with respect to these arguments.
The lambda abstraction is instantiated in place of a method invocation L : x0 = f(x1..m), rule (b), which
needs to be placed at the beginning of a block (assuming it can take several transitions before termination).
To model the method call, one just needs to activate the entry clock xf of the method at the input clock e.
The output signal x is used to carry the value of the result. Its clock determines when the method has
reached the corresponding return statement (rule (c)). When the method terminates, the exit clock of the
method call is defined by e ∧ x̂. Otherwise, if the exception y is raised, a corresponding catch statement
handles it. If f has not finished at the end of the transition (at the clock e \ (ŷ ∨ x̂)), a delayed transition
to L is performed e \ (ŷ ∨ x̂)⇒ x′L in order to resume its execution at the next transition.
Static interface of SystemC modules The construction of a static abstraction from the behavioral type
P of a program is automatic, thanks to the inference system, Figure 4.
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Example 7 For instance, the instruction T0 = (T1! = 0) is abstracted by the type xL2 ⇒ T̂1 = T̂0 . It
means: ”when the block L2 is executed, T0 is present iff T1 is present”. The scheduling constraint xL2 ⇒
T0 → xL3 additionally says that ”x′L3 cannot happen before T0 at L2”. Indeed, one first needs to examine
the status of T0 before branching to L3.
Table 10: Abstraction of the behavioral type of block L2 by a static interface
(dynamic type) (static type) (scheduling)
xL2⇒T1 = idata
T0 = (T1 6= 0)
T0 ⇒x̂L3
¬T0⇒T2 = ocount
T3 = T1&1
ocount′ = T2 + T3
idata′ = T1 >> 1
x′L2
xL2⇒T̂1 = ˆidata
T̂0 = T̂1
T0 ⇒x′L3
¬T0⇒T̂2 = ˆocount
T̂3 = T̂1
ˆocount = T̂2 ∧ T̂3
ˆidata = T1
x′L2
T1←idata
T1→T0
T0→x′L3
T2←ocount
T1→T3
T2→ocount’←T3
T1→idata’
T0→x′L2
The type associated with the block L2 uses the clocks denoted by the booleans xL2, T0 and ¬T0. Each clock
denotes a branch in the control-flow graph of the block L2. The other clocks, e.g. T̂1, denote the presence of
data. They are partially related to the ”label” clocks xL2, T0 and ¬T0.
4.3 A behavioral module system
We define a module system starting from the behavioral type inference function of Section 4.2. The type
T of a module m, Table 11, consists of an environment E , that associates its methods f and fields x with
types, a type P , that denotes the behavior of its constructor, and a proof obligation C.
Table 11: Behavioral types for modules
(type) T ::= 〈E , P, C〉 | T → T
(context) E ::= [] | E [x : m] | E [f : P ] | E [m : T ]
(obligation) C ::= 1 |P ⇒ Q | C ∧ C
The type T1 → T2 denotes a template class that produces a module of type T2 given a parameter of type
T1. A proof obligation is a conjunction of propositions of the form P ⇒ Q. A proof obligation P ⇒ Q is
incurred by the instantiation of a template class, whose formal parameter has type P , by an actual class
parameter, of type Q.
The type inference function for modules, I[[sys ]]E , tables 12 and 13, assumes a type environment E that
associates names to types. We write E(x) for the type of the location x and E(m.x) = F(m)(x) for the path
m to x iff E(m) = 〈F , P, C〉.
Type inference for declarations Rule (a) sequentially processes the declarations dec in a module. Class
field declarations contribute to building the type T of a module: rule (b) associates the location x with the
type name m in the class-field [x : m], rule (c) associates the procedure f with the class-field [f : P ]. The
type τ denotes a program that does nothing. It is neutral by composition.
In rule (d), the initialization of a thread SC THREAD(f) sensitive x in the constructor is associated with
the behavior E(f) of the method f it forks and with the type x̂f ⇐ x̂, meaning that x triggers f .
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Table 12: Type inference for declarations
(a) I[[dec1; dec2}]]E=let 〈E1, P1, C1〉 = I[[dec1]]E in 〈E1, P1, C1〉 ] I[[dec2]]EE1
(b) I[[m x]]E=〈[x : m], τ, 1〉
(c) I[[void f() {pgm}]]E=〈[f : I[[pgm ]]E ], τ, 1〉
(d) I[[SC THREAD(f) sensitive x]]E=〈[], E(f) | (x̂f ⇐ x̂), 1〉
Type inference for modules Rule (e) processes a sequence of module declarations sys 1; sys2. We write
〈E1, P1, C1〉 ] 〈E2, P2, C2〉 = 〈E1E2, P1 |P2, C1 ∧ C2〉 to union the types of sys1 and sys2. Whereas processing
is sequential, the composition of the behavioral type P1 |P2 is synchronous.
Rule (f) first obtains the type T1 = 〈E1, P1, C1〉 of its class fields. Then, in the environment E extended
with that of the class fields E1, the body new ; pgm of the constructor is processed to obtain its type T2. The
type of the module becomes m · (T1 ] T2). The notation m · 〈E , P, C〉 = 〈[m : E ], P, C〉 (resp. m · (T1 → T2) =
T1 → (m · T2)) defines the type of the class m from the type 〈E , P, C〉 of its class fields.
Rule (g) determines the type of a template class m2 whose formal parameter is a class m1 that implements
the virtual class m. The virtual class m provides the type, and hence the expected behavior, of the formal
parameter name m1. It is obtained from the environment E by m · T = E(m). The body of the template
(i.e. the field declarations dec of the class m2) is type-checked with the environment E extended with the
association of m1 to the type of the class fields E1 declared in m. This yields the type m2 · T2 of the class.
The type of the template is defined by associating m2 with the type (m1 · T1)→ T2 (and hence m1 with the
type T1).
Rule (h) performs the instantiation m2〈m〉x of a template class m2 with an actual parameter m to define
the class name x. The type (m1 ·T1)→ T2 of the template class m2 and the type m·T of the actual parameter
m are obtained from the supplied environment E . Type matching between T and T1 requires the resolution
of a sub-typing between T1[m2.m/m1] and T2[m2.m/m]. The term T1[m2.m/m1] stands for the substitution
of the name m1 by the concatenation m2.m in T1. The resolution of the type matching constraints reduces
to the synthesis of the proof obligation C by the algorithm R. If C is satisfied, then the type of the location
x is T2[m2.m/m1].
Table 13: Type inference for modules
(a) I[[sys1; sys2]]E=let 〈E1, P1, C1〉 = I[[sys1]]E
in 〈E1, P1, C1〉 ] I[[sys2]]EE1
(b) I
[
SC MODULE(m) { dec;
SC CTOR(m) {new ; pgm}}
]
E
=let 〈E1, P1, C1〉 = I[[dec]]E
and T2 = I[[new ; pgm ]]EE1
in m · (〈E1, P1, C1〉 ] T2)
(c) I


template 〈classm1〉
#TYPE(m1, m)
classm2 {dec}


E
=let m · T = E(m)
and 〈E1, , 〉 = m1 · T
and T2 = I[[dec]]EE1
in 〈[m2 : (m1 · T1)→ T2], τ, 1〉
(d) I[[m2〈m〉x]]E=let (m1 · T1)→ T2 = E(m2)
and m · T = E(m)
and C = R(T1[m2.m/m1], T [m2.m/m])
in x · (T2[m2.m/m1]) ] 〈[], τ, C〉)
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Proof obligation synthesis The resolution R(T1, T2) of sub-typing constraints is defined by induction
on the structure of the pair (T1, T2). It reduces to the proof of a conjunction of propositions of the form
P1 ⇒ P2 (of denotation [[P1]] ⊆ [[P2]], Appendix 4.9).
R([], [])⇔1
R(E1 → T1, E2 → T2)⇔R(E2, E1) ∧ R(T1, T2)
R(E1[x : t1], E2[x : t2])⇔R(E1, E2) ∧ (t2 ≤ t1)
R(E1[f : P1], E2[f : P2])⇔R(E1, E2) ∧ (P2 ⇒ P1)
R(E1[m : T1], E2[m : T2])⇔R(E1, E2) ∧ R(T1, T2)
R(〈E1, P1, C1〉, 〈E2, P2, C2〉)⇔R(E1, E2) ∧ R(P1, P2) ∧ R(C1, C2)
If P2 is static (i.e. P2 ⇔ P̂2) then the problem reduces to checking satisfaction of the boolean proposition
P̂1 ⇒ P̂2). If P2 is dynamic then the problem reduces to verifying that P1 ⇒ P2 is an invariant of P , the
type of the program, by using model-checking techniques. Both problems can be expressed and decided
using the Polychrony workbench [27], as demonstrated in Appendix 4.9, where SystemC programs and their
behavioral types are embedded in Signal.
4.4 Applications
We have introduced a type system allowing to model the control and data flow graphs of a given imperative
program in SSA intermediate form and demonstrated that the expressive capability of the type system’s
semantics matched that of de-facto standard design languages (e.g. SystemC) and as well as that of related
multi-clock synchronous formalisms (e.g. Signal). As such, applications of the proposed type system encom-
pass optimization and verification issues encountered in related system design methodologies, yet with the
following features that merit a highlight.
4.5 Scalability
Just as the theory of interfaces automata [10], types allow for a scalable level of abstraction to be auto-
matically obtained starting from the type inferred from a SystemC module within the simple formalism of
Table 1. Behavioral types share with interface automata the capability to define static interfaces (boolean
relations) and dynamic interfaces (a transition system). Behavioral types allows to relate a given proposition
P to a more abstract one, Q, in several ways:
• a transition e⇒ x′ = y can be abstracted by a clock relation between e, x̂ and ŷ;
• a bound signal x in P/x can be abstracted by any proposition Q not referencing it and containing P ;
• a free signal x whose clock is not frequent (because it appears low in the hierarchy, see 3.4) can be
abstracted by this clock in any Q containing P .
All these examples are instances of a more generic abstraction pattern. In general, checking a user-
specified abstraction Q consistent with the type P inferred from a given program amounts to the satisfaction
of the containment relation [[P̂ ]] ⊆ [[Q]] (i.e. the denotation of P is contained in the denotation of Q).
If P is a static interface, this amounts to the satisfaction of a boolean equation. Similarly, checking
that a dynamic interface Q is an abstraction of a process P amounts to verifying that Q simulates P by
model-checking.
Example 8 To get a feel for hierarchical abstraction and highlight its benefits, let us just reconsider the naive
modulo 2 counter of Example 2. The abstraction of the counter (left) consists of a bottom-up exploration of
its hierarchy in the aim of eliminating state variables that are not directly involved with a property to verify.
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Here, clearly, we want to abstract the local state variable s and express the rest of the hierarchy with x
and y. This yields the abstract hierarchy (right) that just say that y is a strict sampling of x.
P
def
=
x̂, ŝ
/ \
¬s ŷ, s
⇒
x̂
/ \
x̂ \ ŷ ŷ
def
= Q
The scalable abstraction of a dynamic interface type P by a type Q = (x̂ > ŷ) is obtained from the hierar-
chic structure of the partial-order between clocks. By contrast, the automata theory underlying Henzinger’s
interface types does not (directly) yield to such a representation.
4.6 Modularity
The main advantage of formulating a behavioral type system for SystemC is the formal foundation it offers
to investigate modular and compositional design methodologies using separate compilation techniques. For
instance, suppose that the declared type P of a SystemC class template provides sufficient information about
its formal parameter for its body to be checked controllable and compiled.
One may then provide it with an actual class parameter, of type Q, satisfying Q ⇒ P , without having
the burden of fully instantiating the template code and recompile its code for that given instance.
Example 9 To exemplify the benefits of behavior type inference for SystemC modules, let us first consider
the dynamic type P of a counter modulo 2. It generate an output event y upon two occurrences of the signal
x. Its state s is initially false. The signal x triggers the calculation of the next value s′ of s defined by the
negation ¬s of its current value. When s is true then y is triggered.
P
def
=
(
¬s0 | x̂⇒ (s′ = ¬s) | s⇒ ŷ
)
Let Q = (x̂ > ŷ) be the static interface type of P declared for the virtual class of the introductory example,
Section 1.2. It just requires the clock ŷ to be a sampling of x̂. Let us associate the type P and Q with the
procedure f using the #TYPE annotation.
Let us now briefly recall the example of Section 1.2. First, an interface m0, of virtual class fields x, y,
and f is declared with the annotation #TYPE(f, Q). The template class m2 uses a class parameter m1 that
implements m0 to launch a thread m1.f sensitive to x. The class m3 implements the interface m0 and defines
the method f by the program pgm of type P . Finally, class m4 is defined by the instantiation of the template
m2 with the parameter m3.
classm0 {
virtual sc clockx;
virtual sc clock y;
virtual void f() {} #TYPE(f, Q)
};
template 〈classm1〉#TYPE(m1, m0)
SC MODULE(m2) {SC CTOR(m2) {
SC THREAD(m1.f) sensitive x
}
};
classm3 {
sc clockx; sc clock y;
void f() { pgm} #TYPE(f, P )
};
m2〈m3〉m4
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Checking the guarantees of the actual parameter m3 satisfy the assumptions of the formal parameter m0
of the template m2 amounts to verifying that P implies Q. This is done by calculating the static abstraction
P̂ = ∃s. (ŝ = x̂ | ŷ = s)) of P and by checking that it implies x̂ > ŷ.
4.7 Design checking
The proposed type system allows to easily formulate properties pertaining on common design errors the
analysis of which has been the subject of numerous related works. Most of these approaches consist of
proposing an ad-hoc type system for analyzing a specific pattern of design errors: race conditions, deadlocks,
threads termination; and in a given programming language: Java, C, SystemC.
By contrast, our behavioral type system provides a unified framework to perform both static verification
via satisfaction checking or dynamic verification via model checking of behavioral properties of embedded
systems described using imperative programming languages. The inference technique itself is language inde-
pendent and the semantical peculiarities of language-specific runtime features and libraries can be modeled
in the polychronous model of computation and its supportive type system.
Termination. One common design error found in embedded system design is the unexpected termination
of a thread due to, e.g., an uncaught exception. In our behavioral model of SystemC, having the infinite
loop of a thread f terminates can be represented by the property xexitf = 1. Unexpected termination can
hence be avoided by model-checking the property that xexitf = 0 is an invariant of f :
P |= xexitf = 0
Deadlocks. Another common design error is a wait statement that does not match a notification and
yields the thread to block. Let xL1...n be the clocks of the blocks L1...n in which the lock x is notified.
Waiting for x at a given label L eventually terminates if
P |= xL ∧ ¬(∧
n
i=1xLi) = 0
Race conditions. Similarly, concurrent write accesses to a variable x shared by parallel threads can be
checked exclusive by considering the input clocks e1,..n of all write statements x = f(y, z) by verifying that
P |= (ei ∧ (∨j 6=iej)) = 0, ∀i = 1, ..n
Example 10 For instance, consider checking exclusion between the transitions of the ones counter. The
type P of the counter implies the equations x′L2 = (ŷ1 ∨ ŷ2) and x
′
L1 = xL3. Verifying exclusion between
them amounts to proving that (ŷ1 ∨ ŷ2) ∧ xL3 = 0 is an invariant of P . By construction of P , we have:
ŷ1 = xL1 ∧ (lock 6= lock
′), ŷ2 = xL2 \ T0 and xL3 = T0. The property follows by observing that T̂0 = xL2.
4.8 Design exploration
Just as the multi-clocked synchronous formalism Signal it is based upon, our type system allows for the
refinement-based design methodologies considered in [26] to be easily implemented.
Checking the correctness of the refinement of an initial SystemC module, of type P , by its upgraded
version, of type Q, amounts to verifying that the final type Q satisfies the assumptions made by the initial
specification. In the spirit of the refinement-checking methodology proposed in [26], this can be implemented
by checking the upgrade Q to be finitely flow preserving the initial design P .
In general, Q may differ from P by the insertion of a protocol between two components of P , by the
adaptation of the services provided by P with a new functionality implemented in Q. Along the way, one
may abstract from the type Q the signals and state variables introduced during the refinement in order to
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accelerate verification. In most cases, such upgrades may be checked incrementally, by checking the static
containment relation between the static abstractions of P and Q: Q̂⇒ P̂ .
4.9 Implementation in the Polychrony workbench
The Polychrony workbench [27] supports the synchronous multi-clocked data-flow programming language
Signal in which the translation of the behavioral type system into Signal, Table 16, and the encoding of
Signal by behavioral types, Table 15, is easily defined.
Signal belongs to the family of synchronous languages such as Esterel and Lustre. A Signal process P
consists of simultaneous equations over signals. A signal x ∈ X describes an infinite flow of values v ∈ V .
An equation x := f(y, r) denotes a relation between a the input signals (y, r) and the output signal x by a
function or combinator f .
Signal has three primitive operators: the equation x := y$1 init v initially defines x by v and then by
the previous value of y in time, the equation x := y when z defines x by y when z is true and the equation
x := y default z defines x by y when y is present and by z otherwise. The synchronous composition P |Q of
two processes P and Q consists of the simultaneous solution of the system of equations P and Q.
Table 14: Signal syntax core
(process) P ::= x := f(y, r) | (P |Q) | P/x
(combinator) f ∈ {$1 init v | v ∈ V} ∪ {when, default, . . .}
Table 15 associates Signal equations with behavioral types, showing their close relationship within the
polychronous model of computation.
Table 15: From Signal to behavioral types dP e
dx := y when ze = (z ⇒ x := y)
dx := y default ze = (ŷ ⇒ x := y)
| (ẑ \ ŷ ⇒ x := z)
dx := y$1 init ve =(x0 = v | x′ := y)
dP |Qe = dP e | dQe
dP/xe = dP e/x
Table 16 completes the proof on the semantics equivalence between Signal and the behavioral type system.
It defines an encoding of propositions by using partial equations x ::= y when z, an additional feature of partial
equation of the Polychrony workbench, whose meaning match that of propositions z ⇒ x := y.
Table 16: From behavioral types to Signal bP c
bx0 = vc = x := x′$1 init v
b l := rc e = l ::= r when bec
bx→ lce = x→ l when bec
bP |Qce = bP ce | bQce
be⇒ P cf = bP ce∧f
bP/xce = bP ce/x
bvc = v
b x̂c = x̂
b l = rc = l = r
be ∧ fc = bec whenbfc
be ∨ fc = bec defaultbfc
be \ fc = not bfc defaultbec
The behavioral type system supports a direct translation into the data-flow notation Signal of the Poly-
chrony workbench [27]. This translation allows for the complete embedding of SystemC modules into Poly-
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chrony, Table 17, to perform global design transformations, such as hierarchization or distribution and to
perform a correct-by-construction design exploration towards the mapping of system functionalities on a
target execution architecture.
Table 17: Embedding the intermediate representation in Signal
C[[L:blk ; pgm]]=C[[L:blk ]]xLL | C[[pgm]]
C[[stm; blk ]]eL=let 〈P〉
e1 = C[[stm]]eL in P | C[[blk ]]
e1
L
C[[rtn]]eL=T [[I[[rtn]]
e
L]]
C[[stm]]eL=if (stm 6= ”x = f(x1...n)”))
then let 〈P 〉e1 = I[[stm]]eL in 〈T [[P ]]〉
e1
else let e = T [[e]] and P = T [[E(f)(xx1...ne)]]
in 〈spec P pragmas CPP CODE ”if e { x = f(x1...n) }” end pragmas〉
e
The translation consists of representing guarded commands e⇒ (x′ = v) and e⇒ x̂ by partial equations
x ::= v when e and x̂ ::= when e, of identical meaning, and of embedding native method invocations x =
f(x1...n) in wrappers (the CPP CODE part) visible from Signal via a behavioral type (the spec part). Since
the previous value of a signal x is noted x$1 in Signal, we assume the default equation x := x′$1 to define
the current value x of a variable (of type bool or int in SystemC).
Example 11 As an example, embedding the ones counter into Signal consists of emulating control by partial
equations and of wrapping computations using typed pragmas statements. This embedding allows to operate
global architectural transformations on the initial program, such as hierarchization or distributed protocol
synthesis, using the Polychrony platform [27] or perform both static (SAT-checking) or dynamic (model-
checking) verification of its design properties, whose spectrum is outlined next.
(SSA code) (Signal)
L1:wait (epc.lock);
idata = epc.data;
ocount = 0;
goto L2;
L2:T1 = idata;
T0 = T1 == 0;
if T0 then goto L3;
T2 = ocount;
T3 = T1 & 1;
ocount = T2 + T3;
idata = T1 >> 1;
goto L2;
L3:epc.count = ocount;
notify (epc.lock);
goto L1;
x1:= whenxL1 when (lock 6= lock
′)
x′L1::= when notx1 defaultxL1
idata::= data whenx1
ocount::= 0 whenx1
x′L2::= when x1
T1:= idata$1 whenxL2
T0:= (T1 = 0) whenxL2
xL3::= when T0
x2:= when not xL3 defaultxL2
T2:= ocount$1 whenx2
T3:= T1whenx2
ocount::= T2 + T3whenx2
idata::= f(T1whenx2)
x′L2::= when x2
count::= ocountwhenxL3
lock::= not lock whenxL3
x′L1::= when xL3
The completion of the state-logic is implemented by the aggregation of partial state equations. Notice
that L1 and L2 are always activated by a delayed transition, whereas L3 is always immediate when T0 holds.
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Therefore:
xL1 := x
′
L1$1 init true
xL2 := x
′
L2$1 init false
x′L1 := true when (not x1 defaultxL1 defaultxL3) default false
x′L2 := true when (x1 defaultx2) default false
xL3 := true whenT0default false
xfˆ =xL1ˆ = xL2ˆ = xL3
We inlined native operations on integer-sized bit-arrays in the Signal code except the call to the native method
>> that corresponds to an external function f defined by:
function f = ( ? i1 ! i2 ) spec (| î1 = î2 | i1→i2 |)
pragmasC CODE”i2= i1 >> 1” end pragmas;
Thanks to the polychronous model of computation, the SystemC scheduler, used to interleave parallel
threads, does not have to be specified. Indeed, SystemC scheduling amounts to determining a fixed-point to
inconsistently propagated signal values using the notion of δ-cycle, until a fixed-point is reached (Example 12).
Fixed-point of δ-cycles relate to instants in the synchronous semantics using the notion of Kantor metrics
of Lee et al. [15]. By contrast, the polychronous model of computation relies on the notion of synchrony
to denote this fixed-point directly. Its implementation makes use of type-based scheduling information to
determine a static scheduling of elementary instructions.
Example 12 Whereas the simulation semantics of SystemC operates by performing δ-delays to determine
a scheduling of instructions into micro-steps, synchrony allows to directly capture the fixed-point of this iter-
ative process. For instance, consider two methods simulating and-or gates connected via the signals a, b, c, d,
and e.
void andgate () { while true {d=a&&b;wait()}}
void orgate () { while true {e=d||c;wait()}}
The synchronous semantics of the circuit has all signals available instantaneously, whereas its SystemC
simulation requires knowledge on the and gate to be sensitive to a, b and then on the or gate to be sensitive
to c, d in order to schedule the and operation first and the or operation second. In the real circuit, as in the
polychronous model of computation, no δ-cycles are needed: scheduling is resolved at compile-time.
5 Case study of a Finite Impulse Response filter
We exemplify our approach with the design of a finite impulse response filter (FIR). It details the decom-
position of a full featured SystemC specification into an SSA representation. We demonstrate the different
analysis steps until the final typed Signal representation.
We start off with the SystemC model of an FIR (an example from the SystemC 2.0.1 distribution [28])
and translate it into SSA code. We show how this SSA code is analyzed and how clock and scheduling
information can be extracted. In Section 5.4 we present the corresponding Signal type and how it can be
obtained with the preceding information.
5.1 The SystemC model
The SystemC model of the FIR filter is taken from an example of the SystemC 2.0.1 distribution [28]. The
Filter itself is one functional block, it is surrounded by a testbench consisting of a Stimulus that generates
input values and a Display that receives the output and displays it on the screen (Figure 12).
33
The FIR unit is implemented as an SC THREAD that is triggered on the positive clock edge. The other
blocks are SC METHODs. The left hand side of Table 18 displays the SystemC code of the entry function for
the FIR block. The first 10 lines just handle the initialization of variables. Then there is an infinite while
loop that contains the actual filter functionality. Roughly speaking, it waits until there is a valid input
available, reads this input, processes it writes it to an output and then notifies its environment that the
result is available. At the end of each while loop it suspends itself until the next positive clock.
Figure 12: Structure of the FIR filter with testbench
The FIR result is the sum of the last 15 input values weighted with 15 coefficients. This is done in two
for loops. The first one does the weighting and the second one is shifting the buffer array containing the
last inputs. Communication with the environment is done via enable signals. The Stimulus indicates with
the signal input valid that a new value is available. In the same way, the Display is sensitive to the variable
output data ready that is set when a new output value is available.
Table 18: SystemC code [28] and corresponding SSA code for the FIR
void fir::entry() {
sc int<8> sample tmp;
sc int<17>pro;
sc int<19>acc;
sc int<8>shift[16];
result.write(0);
output data ready.write(false);
for (int i=0; i<=15; i++)
shift[i] = 0;
wait();
while(1) {
output data ready.write(false);
wait until(input valid.delayed() == true);
sample tmp = sample.read();
acc = sample tmp*coefs[0];
for(int i=14; i>=0; i–) {
pro = shift[i]*coefs[i+1];
acc += pro;
};
for(int i=14; i>=0; i–)
shift[i+1] = shift[i];
shift[0] = sample tmp;
// write output values
result.write((int)acc);
output data ready.write(true);
wait();
};
}
void fir::entry() {
int shift[16], i, acc, sample tmp;
i=0; goto L1;
this → result = 0;
this→output data ready = 0;
L0: shift[i]= 0
i = i + 1;
L1: t i = (i<=15)
if (t i) goto L0;
else goto L1a;
L1a:wait (clk pos);
L3: this→output data ready = 0;
L3a:wait until(input valid == true);
L3b:sample tmp = this→sample;
acc = this→coefs[0] * sample tmp;
i = 14;
goto L5;
L4: acc = acc + shift[i]* this→coefs[i+1];
i = i - 1;
L5: if (i >= 0) goto L4;
else goto L13;
L13:i = 14;
goto L8;
L7: shift[i + 1] = shift[i];
i = i - 1;
L8: if (i>=0) goto L7;
else goto L9;
L9: shift[0] = sample tmp;
this→result = acc;
this→output data ready = 1;
L9a:wait (clk pos);
goto L3; }
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5.2 Obtaining an SSA representation
The Single Static Assignment form (SSA) is an intermediate representation in which every variable is assigned
exactly once. It is particularly used for high level compiler optimization and will be part of the upcoming
version 3.5 of the Gnu Compiler Collection (GCC). For our approach, the usage of SSA as an intermediate
step proves to be very useful: its simplicity makes the extraction of behavior straightforward.
The right hand side of Table 18 shows the SSA code that corresponds to the SystemC FIR. We use the
tree-ssa [30] branch of the Gnu Compiler Collection [29] (the 3.5 version of GCC is not yet released).
For the generation of a clean SSA representation we follow three steps. First, preprocessing of the
SystemC code, second, translation to SSA with GCC, and third, postprocessing of the generated SSA code.
The direct generation of SSA from SystemC can be done, but it results in very large and hardly readable
code. A closer look reveals that most of this bloating is due to the SystemC types and statements, which
are implemented as macros and get translated as well. If we replace the SystemC types by corresponding
C++ types, e.g. sc int is changed to int or unsigned, in a simple preprocessing step, the size of the generated
code shrinks drastically. More complex statements such as wait(signal), however, still cause a considerable
increase of the code size compared to the original SystemC code. We decide to simply comment these out
in the SystemC source so they are ignored by the compiler and can later be taken care of separately in a
postprocessing step.
Table 19 illustrates the different code sizes for different compiler options and preprocessing measures.
Plain gimplifying of 39 lines of SystemC code results in over 2000 lines of gimple code. This can be reduced by
using different compiler options for additional optimization steps. The option -fdump-tree-optimized results
in almost 5 times less code, but still over 10 times the original SystemC code. Using no SystemC types and
leaving the handling of the wait statements to the postprocessing results in an SSA code that is only slightly
bigger than the original SystemC code.
Table 19: Different SSA code sizes for FIR entry function
original SystemC 39 lines
gcc -fdump-tree-gimple 2217 lines
gcc -fdump-tree-ssa 1310 lines
gcc -fdump-tree-optimized 446 lines
+ without SystemC types 142 lines
+ without wait() 55 lines
During post processing we replace the wait(signal) statements by corresponding SSA statements. Log-
ically a wait statement is similar to an if branch. Depending on a condition something is executed, else
something else. The condition is the signal that we are waiting for (e.g. input valid == true. If there is no
signal given, the process waits for the signal it is sensitive to (this is the positive slope of the clock in this
example). In order to be able to execute the wait statement separately, we have to introduce a separate label
for it. As we can see on the right hand side of Table 18, for L1, L1a is introduced since the wait statement
is not at the beginning of the block, and for L3, there are two additional labels, L3a and L3b because this
wait statement is in the middle of a block.
5.3 Extracting clock and scheduling information
Though slightly bigger in size, the SSA representation has several advantages in respect to automated analysis
and conversion. On the one hand it consists of very simple, highly repetitive statements, and on the other
hand it is separated into blocks of sequential execution that do not contain branches and where no variable
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gets assigned twice. The extracted behavioral type information can be separated into two parts, control and
data flow.
Table 15 displays this information separately for the FIR. On the left hand side there is the control flow
in the form of clock relations, and on the right hand side the data flow information in the form of scheduling
dependencies. In order to understand how these clock dependencies are obtained, we have to take a look at
the SSA form in Table 18. xL0 ⇒ ˆshift means, that whenever block L0 is entered, the signal shift has to
be present. Transitions from one block to another are represented like this: xL4 ⇒ xL5 . However, if in the
following block a signal is assigned that has already been assigned in the current block, it cannot be executed
in the same cycle. The time has to be advanced, this is expressed in xfir ⇒ x′L1, where the
′ indicates the
next value for this signal. For if statements - such as in block L1 - the value of a boolean signal decides which
of the two targets is taken. The union (’∧’) and the difference (’/’) operator suffice to express all required
action.
Figure 13 graphically details this control flow. There are several the small ones, such as the one between
L1 and L2, represent the manipulation of an array of values. The big loop between L3 and L9 represents
the actual program execution loop. Everything before that deals with initialization. After initialization the
program waits for the next positive clock slope. At the beginning of the execution it is waiting for a valid
input value. Then the calculations are executed and it subsequently waits for the next positive clock slope
before resuming execution at block L3.
Figure 13: Control flow of the FIR filter
Data flow dependencies for the FIR are displayed on the right hand side of Table 15. The structure
of these dependencies is very simple, the arrow (a→b) designing that a has to be present before b can be
evaluated. Overall we see that for the FIR example, the control part largely overweights the data flow part.
Figure 14: Data Flow of the FIR
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Figure 14 illustrates the data flow of the example. We see, that for the execution loop, the major data
activity takes place in blocks L3b, L4, L7, and L9. L3b reads the external inputs coefs and sample, L9
eventually produces the outputs output data ready and result.
xfir ⇒ î
xfir ⇒ x
′
L1
xfir ⇒ ˆresult
xfir ⇒ ˆoutput data ready; xL0 ⇒ ˆshift
xL0 ⇒ î; xL0 ⇒ xL1
xL1 ⇒ t̂ i; xL1 ⇒ î; xL1 ∧ t i⇒ x
′
L0
xL1/x
′
L0 ⇒ xL1a
xL1a ∧ (clk 6= clk
′)⇒ ŷ
xL1a ∧ ŷ ⇒ xL3; xL1a/ŷ ⇒ x
′
L1a
xL3 ⇒ ˆoutput data ready; xL3 ⇒ xL3a
xL3a ∧ input valid⇒ ŷ
xL3a ∧ ŷ ⇒ xL3b; xL3a/ŷ ⇒ x
′
L3a
xL3b ⇒ ˆsample tmp; xL3b ⇒ ˆsample;
xL3b ⇒ ˆacc; xL3b ⇒ ˆcoefs
xL3b ∧ î; xL3b ⇒ xL5
xL4 ⇒ âcc; xL4 ⇒ ˆshift; xL4 ⇒ ˆcoefs
xL4 ⇒ î
xL4 ⇒ xL5
xL5 ∧ ˆ(i ≥ 0)⇒ x
′
L4
xL5 ∧ ˆ(i < 0)⇒ x
′
L13
xL13 ⇒ î
xL13 ⇒ xL8
xL7 ⇒ ˆshift; xL7 ⇒ î;
xL7 ⇒ xL8
xL8 ⇒ î
xL8 ∧ (i ≥ 0)⇒ x
′
L7
xL8/x
′
L7 ⇒ xL9
xL9 ⇒ ˆshift; xL9 ⇒ ˆsample tmp
xL9 ⇒ ˆresult; xL9 ⇒ ˆacc
xL9 ⇒ ˆoutput data ready; xL9 ⇒ xL9a
xL9a ∧ (clk 6= clk
′)⇒ ŷ;
xL9a ∧ ŷ ⇒ x
′
L3; xL9a/ŷ ⇒ x
′
L9a
xL0 ⇒ i→ shift
xL1 ⇒ i→ t i→ x
′
L0
xL3b ⇒ sample→ sample tmp
xL3b ⇒ coefs→ acc← sample tmp
xL4 ⇒ i→ shift→ acc
xL4 ⇒ i→ coefs→ acc
xL7 ⇒ i→ shift→ xL8
xL8 ⇒ i→ x
′
L7
xL9 ⇒ sample tmp→ shift
xL9 ⇒ acc→ result→ output data ready
Figure 15: Clock and Scheduling relations for the FIR
5.4 The equivalent Signal program
As described earlier, the combination of the control and dataflow can be expressed in the synchronous
language Signal . In order to obtain this Signal code, it is helpful to have the clock and scheduling information
particularized earlier, but it can also be obtained directly from the SSA representation. The signal type
reflects all control information and basic dataflow. Figure 16 details the signal code for this FIR. At first,
translation can be done by blocks, and mostly line by line. Whenever there is the need to advance time
before the next block, i.e. the same variable is assigned in both, the execution of the next block is delayed
with a statement such as xL1 := xnL1$1 init false. xnL1 represents the next value and xL1 the current
value. The Signal language strictly prohibits the multiple assignment of a variable within one block and in
the same instant. So if the time is not advanced between two assignments, the Signal compiler indicates
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that there is an error. Obviously this is only needed, where we have delayed transitions, such as fir→L1, or
loops such as in L0→L1→L0.
Variables that are assigned in several blocks can, in a first step, be defined with partial equations (e.g
output data ready ::= false when xL3 | output data ready ::= true when xL9). Partial equations are a
source of errors since it is difficult to make sure that there are no conflicts between them. This is why we
subsequently combine these partial equations to complete equations (e.g output data ready := false when
xL3 default true when xL9). In the code in Figure 16 six partial equations for variable i have been combined
and it is easy to see that they are not in conflict. For array types, partial equations can currently not entirely
avoided. This has to do with the fact that on different places in the program, different indexes are used (e.g.
shift[i] when A— shift[j] when B). In addition, even if two array accesses are clearly separated (e.g. shift[0]
:= a—shift[1]:=b), the Signal compiler in the current revision V4.15 is not able to detect this.
process fir =
(? boolean input valid; integer sample
! integer result, boolean out ready)
(| iold :=i$ init 0
|coefs :=[16,15,14,13,12,11,10,9,8,7,6,5,4,3,2,1]
| i := 0 when xfir
default iold +1 when xL0
default 14 when xL3b
default iold -1 when xL4
default 14 when xL13
default iold -1 when xL7
| result := 0 when xfir
default acc when xL9
| output data ready := false when xfir
default false when xL3
default true when xL9
| xnL1 := when xfir
| xL1 := when xL0
default xnL1$1 init false
| shift[i] ::= 0 when xL0
| t i := (i ¡= 15) when xL1
| xnL0:= when t i
| xL0 := xnL0$1 init false
| xL3 := when xL1a when not(clk = clk$)
default when xL9a when not(clk = clk$)
| xnL1a := when not t i
default when xL1a when not xL3
| xL1a := xnL1a$1 init false
| xL3a := xL3
default xnL3a$1 init false
| xL3b := when xL3a
when input valid==true
| xnL3a := when xL3a when not xL3b
| sample tmp := sample when xL3b
| acc := coefs[0] * sample tmp
when xL3b
default acc + shift[i] * coefs[i]
when xL4
| xL5 := xL3b
| xnL4:= when (i¿=0 when xL5)
| xL4 := xnL4$1 init false
| xnL13:= when (i¡0 when xL5)
| xL13 := xnL13$1 init false
| xL8 := xL13
| shift[i+1] ::= shift[i] when xL7
| xnL7 := when (i¡=0 when xL8)
| xL7 := xnL7$1 init false
| xL9 := when (i¿0 when xL8)
| shift[0] ::= sample tmp when xL9
| xnL9a := when xL9
default when xL9a when not xL3
| xL9a := xnL9a$1 init false
| xfir =̂xL0 =̂xL1 =̂xL1a =̂xL3 =̂xL3a
=̂xL3b =̂xL4 =̂xL5 =̂xL7 =̂xL8 =̂xL9
=̂xL9a =̂xL13 =̂xnL0 =̂xnL1 =̂xnL1a
=̂xnL3a =̂xnL4 =̂xnL13 =̂xnL7 =̂xnL9a|)
where
boolean t i;
integer i, iold, acc, sample tmp;
[16] integer shift; [16] integer coefs;
event xfir, xL0, xL1, xL1a, xL3, xL3a,
xL3b, xL4, xL5, xL7, xL8, xL9, xL9a, xL13,
xnL0, xnL1, xnL1a, xnL3a, xnL4, xnL13,
xnL7, xnL9a;
end;
Figure 16: Signal type for the FIR filter
In this example we do not have any complex data manipulations. Where these occur, it can be very
complex to describe them in Signal, so for these cases they are wrapped into external functions, leaving
them in the original code. This permits the handling of data flow intensive applications without much
additional cost.
38
5.4.1 Abstracting the signal type
The type in Figure 16 implements the FIR (it is an exact Signal mirror of the original SystemC implemen-
tation). For many purposes, however, all functionality is not needed in order to evaluate the validity of a
condition. An abstracted type, that does not contain data manipulations is much lighter and still can serve
to check conditions such as deadlocks, termination, and race-conditions. Figure 17 depicts the code for a
possible abstraction for the fir type. The light weight for this type allows for much faster verification of
properties, and, therefore makes it possible to check for these properties on a higher level, possibly compris-
ing the whole system. For detailed checks including correctness of data manipulations or range-checks, still
the complete type can be used.
process fir =
(? boolean input valid; integer sample
! integer result, boolean out ready)
(| result := 0 when xfir
default 1 when xL9
| output data ready := false when xfir
default false when xL3
default true when xL9
| xL1a := when xfir
| xL3 := when xL1a when not(clk = clk$)
default when xL9a when not(clk = clk$)
| xnL1a := when not t i
default when xL1a when not xL3
| xL1a := xnL1a$1 init false
| xL3a := xL3
default xnL3a$1 init false
| xL3b := when xL3a
when input valid==true
| xnL3a := when xL3a when not xL3b
| xL9 := when xL3b
| xnL9a := when xL9
default when xL9a when not xL3
| xL9a := xnL9a$1 init false
| xfir =̂ xL1a =̂xL3 =̂xL3a =̂xL3b
=̂xL9 =̂xL9a =̂xnL1a =̂xnL3a =̂xnL9a|)
where
event xfir, xL1a, xL3, xL3a,
xL3b, xL9, xL9a, xnL1a, xnL3a,xnL9a;
end;
Figure 17: Abstracted Signal type
5.5 Status
To get this process smoothly to work, there are some obstacles. As we have seen in Section 5.2, it is not
obvious to have a clean SSA code. Therefore substantial effort has to be put into the generation of clean
and reasonably short SSA code. This can be done with compiler optimization on the one hand and pre- /
postprocessing on the other.
When generating the clock dependencies and the Signal type respectively, the crucial point is the ad-
vancement of time. It has to be made sure that if blocks assign the same variable, there has to be an
advancement of time in between. As we have different branches, this problem breaks down to graph coloring
and is not trivial.
The presented approach illustrates its applicability for C++ and the same applies for Java . However,
for SystemC, there are some additional issues to consider. As for now, we treated only one entry function
of a SystemC program. In order to type a whole SystemC application consisting of several modules in the
same way, multiple entry functions would have to be treated as well as the architecture and connectivity
between them. This is ineffective to do in SSA because the change to the lower level will obstruct the higher
level hierarchy structures. Consequently the preprocessing step has to be designed to be more sophisticated
in order to handle the structure correctly. Also adequate Signal equivalence for certain SystemC constructs
such as sc fifo or sc semaphore have to be defined.
The approach we presented shows how to obtain a behavioral Signal type from SystemC components. The
passage through the SSA form allows for a relatively straightforward translation to the formal synchronous
description. When handling plain C++ or Java code the pre-and-post-processing steps can be omitted,
significantly simplifying the transformation process. In the current state of the project, the transformations
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are done manually, but we are working on automating this process, which should be relatively straightforward
due to the genericity of the translation steps.
6 Related works
On behavioral abstraction. Our approach is based on a high-level specification methodology that en-
sures compositional correctness through a type theory capturing behavioral aspects of component inter-
faces. The proposed system builds upon previous work on scalable design exploration using refinement
and abstraction-based design methodologies [26], implemented in the Polychrony workbench [27], and on a
layered Component Composition Environment, Balboa [11], which allows the specification of SystemC [28]
components with mixed levels of structural and behavioral details, and a high degree of concurrency and
strict timing requirements. The capture of the behavior of a system through a type theoretical framework
relates our technique to the work of Rajamani et al. [24], and many others, on abstracting high-level and
concurrent specifications, e.g. the π-calculus, by using a formalism, e.g. Milner’s CCS, in which, primarily,
checking type equivalence, e.g. bisimulation, is decidable.
Our contribution contrasts from related studies by the capability to capture scalable abstractions of the
type-checked system. In our type system, scalability ranges from the capability to express the exact meaning
of the program, in order to make structural transformations and optimizations on it (as demonstrated Exam-
ple 2), down to properties expressed by boolean equations between clocks, allowing for a rapid static-checking
of design correctness properties (as demonstrated in the examples of Section 4.4, especially Example 10).
Our system further allows for a wide spectrum of correct-by-construction design abstractions and refinement
patterns to be applied on a model, e.g. abstraction of states by clocks, abstraction of existentially quantified
clocks, hierarchic abstraction (as demonstrated Example 7), in the aim of choosing an optimal degree of
abstraction for a faster verification.
We share the aim of a scalable and correct-by-construction exploration of abstraction/refinement of
system behaviors with the work of Henzinger et al. on interface automata [10]. Our approach primarily
differs from interface automata in the data-structure used in the Polychrony workbench: clock equations,
boolean propositions and state variable transitions express the multi-clocked synchronous behavior of a
system. Compared to an automata-based approach, our declarative approach allows to hierarchically explore
abstraction capabilities and to cover design exploration with the methodological notion of refinement along
the whole design cycle of the system, ranging from the early requirements specification to the latest sequential
and distributed code-generation [26, 16].
On synchrony and asynchrony. Synchronous programming is a computational model that is popular
in hardware design, and desynchronization is a technique to convert that computational model into a more
general, globally asynchronous and locally synchronous computational model, suitable for system-on-chip
design. Therefore, one may hence naturally consider investigating further the links between these two
models understood as Ptolemy domains [7] and study the refinement-based design of GALS architectures
starting from polychronous specifications captured from heterogeneous elementary components. The aim of
capturing both synchrony and asynchrony in a unifying model of computation is shared by several approaches:
interaction categories of Abramsky et al. in [1], communicating sequential processes of Hoare [12], Kahn
networks [14], latency insensitive protocols of Carloni et al. [8], the heterogeneous systems of Benveniste
et al. [4]. These models partition systems into synchronous islands (i.e. predefined pearls or Ips) and
asynchronous networks. For instance, the heterogeneous model of [4] defines a tag-less model of asynchrony
and a densely tagged model of synchrony (where stuttering equivalence is mathematically identical to the
clock equivalence relation of the polychronous model of computation) Synchrony and asynchrony are not
partitioned in the present model. Both are captured within the same partially ordered trace structure, and
related by the clock and finite-flow equivalence relations ∼ and ≈∗. The iSTS algebra carries over this
40
unified model to capture modeling, transformation and verification of embedded systems from the highest
levels of requirements specification down to its clock-accurate implementation as a Kahn network or a GALS
architecture.
7 Conclusions and future works
The main novelty in our approach is the use of a multi-clocked synchronous formalism to support the con-
struction of a scalable behavioral type inference system for the de facto standard system-design language
SystemC, and the materialization of a companion refinement-based design methodology imposed through
the strong typing policy of a module system, that reduces compositional design correctness verification to
the validation of synthesized proof obligations. The proposed type system allows to capture the behavior of
an entire system-level design and to re-factor it, allowing to generate an optimized scheduling using hierar-
chization, allowing to modularly express a wide spectrum of static and dynamic behavioral properties, and
to automatically or manually scale the desired degree of abstraction of these properties for efficient verifica-
tion. The type system is presented using a generic and language-independent intermediate representation.
It operates transformations implemented in the platform Polychrony, to perform refinement-based design
exploration and directly yields to verification tools using SAT checking and model checking allowing for an
efficient verification of expected design properties and an early discovery of design errors.
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A Naming conventions
We refer to the free variables vars(P ) of a process P , Table 18, as the set of signal names that occur free in
the lexical scope of P .
vars(0) = vars(1) = ∅ vars(x0 = v) = vars(x = v) = vars(x′ = v) = {x}
vars(x = y) = vars(x′ = y) = vars(x→ y) = vars(x→ y′) = {x, y}
vars(P/x) = vars(P ) \ {x} vars(e ∧ f) = vars(e ∨ f) = vars(e \ f) = vars(e) ∪ vars(f)
vars(e⇒ P ) = vars(e) ∪ vars(P ) vars(P |Q) = vars(P ) ∪ vars(Q)
Figure 18: Free variables vars(P ) of a process P
The states and output signals def(P ) and out(P ) of a process P are defined by the relation of Figure 19
starting from the disjunctive form DP of P (Figure 20). A signal x ∈ out(P ) (resp. x ∈ def(P )) is an output
(resp. state) of P iff, whenever its presence is implied by a guard g, then there exists a guard h implied by
g whose action is x := r (resp. x′ := r ) for some r. In the definition of the generic function locs(P ), we
overload x̂ to l̂ and assume that x̂′
def
= x̂.
x ∈ def(P ) ⇔ x′ ∈ locs(DP ) ∧ ∃0 < i ≤ n, gi
def
= 1 ∧ ai
def
= x0 = v
x ∈ out(P ) ⇔ x ∈ locs(DP ) ∧ x 6∈ def(P )
in(P ) = (vars(P ) \ def(P )) \ out(P )
l ∈ locs ((
∏n
i=1 gi ⇒ ai) /x1..m)⇔
∀0 < i ≤ n s.t. P̂ |= gi ⇒ l̂, ∃ 0 < j ≤ n, P̂ |= gi ⇒ gj ∧ aj
def
= l := r
Figure 19: Input and output signals of a process
The disjunctive form DP of the process P is the composition of elementary guarded commands g ⇒ a
consisting of a conjunctive clock proposition g and of an atomic action a.
D ::= G |D/x G ::= g ⇒ a | (G |G) g ::= 0 | 1 | (x = r) | g ∧ g | g \ g
D[[l = r]]g = g ⇒ l = r
D[[x→ l]]g = g ∧ x̂⇒ x→ l
D[[a]]e∨g = D[[a]]e |D[[a]]g
D[[f ⇒ P ]]e = D[[P ]]e∧f
D[[P/x]]e = (D[[P ]]e)/x
D[[P |Q]]e = D[[P ]]e |D[[Q]]e
Figure 20: Disjunctive form DP of a process P
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